Taichung, Taiwan

Yuangtsang Liaw

This inventor holds 5 USPTO granted patents. Top assignee: Via Technologies, Inc.. Active years: 2000-2005.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Yuangtsang Liaw. Retrieved from https://idiyas.com/inventor/yuangtsang-liaw

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 100.0

Average Co-Inventor Count = 3.0

ph-index = 1

Forward Citations = 11(Granted Patents)


Company Filing History:


Years Active: 2000-2005

Loading Chart...
5 patents (USPTO):Explore Patents

Title: Innovations of Yuangtsang Liaw

Introduction

Yuangtsang Liaw is a prominent inventor based in Taichung, Taiwan. He has made significant contributions to the field of technology, particularly in the development of innovative conductive wiring structures and input/output buffers. With a total of 5 patents to his name, Liaw continues to push the boundaries of engineering and design.

Latest Patents

One of Liaw's latest patents is a conductive wiring layer structure. This invention is applied to the conductive wiring layer structure under bonding pads of a die. The die has a substrate and can be partitioned into a central core circuit and a peripheral bonding pad area. The conductive wire layer structure features a plurality of trapezium conductive wiring regions and a plurality of inverse trapezium conductive wiring regions that are alternately arranged in the bonding pad area. Each of these regions consists of multiple dielectric layers and conductive wiring layers that overlay each other on the substrate. The design ensures that the conductive wiring layers of the trapezium conductive wiring region are wider as they approach the substrate and become narrower as they move away from it. Conversely, the conductive wiring layers of the inverse trapezium conductive wiring region are narrower as they approach the substrate and wider as they move away from it.

Another notable patent is an input/output buffer capable of supporting multiple transmission logic bus specifications. This input/output buffer includes a coordinating controller, a logic control circuit, and various transistor and resistor elements. The logic control circuit picks up a microprocessor signal to determine the specific type of microprocessor in use. Based on this information, the conductivity of the components is reassigned to fit the particular logic bus specification of the microprocessor. This innovation allows a single chipset on a main circuit board to accommodate various kinds of microprocessors.

Career Highlights

Yuangtsang Liaw is currently employed at Via Technologies, Inc., where he continues to innovate and develop new technologies. His work has significantly impacted the field of electronics and has contributed to advancements in microprocessor compatibility and wiring structures.

Collaborations

Liaw has collaborated with notable colleagues, including Jincheng Huang and Nai-Shung Chang. Their combined expertise has fostered a creative environment that encourages innovation and technological advancement.

Conclusion

Yuangtsang Liaw's contributions to technology through his patents and collaborative efforts highlight his

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…