For the Inventor, By the Inventor

Enter inventor name

Tse-Hsien Wang

USPTO Granted Patents = 8 (Patent Applications = 1)

Average Co-Inventor Count = 1.8

ph-index = 4

Forward Citations = 53(Granted Patents)

Location History:

Taoyuan Hsien, TW (2003)
Pa-Te, TW (2004)
Taoyuan, TW (2004)
Bade, TW (2006)
Taipei, TW (2004 - 2007)

Company Filing History:

Via Technologies, Inc.

Years Active: 2003-2007

Loading Chart...

8 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 7159055 - Physical layer apparatus compliant to serial and parallel ATA interfaces (2007-01-02),

2. 7139924 - IDE control device suitable for supplying a plurality of requested clock signals to various hard discs (2006-11-21),

3. 7085861 - Serial ATA control circuit for automatically switching connection path (2006-08-01),

4. 7020834 - Circuit and signal encoding method for reducing the number of serial ATA external PHY signals (2006-03-28),

5. 6753796 - Conversion circuit for burst signals referencing to various clocks and method for the same (2004-06-22),

6. 6694400 - PCI system controller capable of delayed transaction (2004-02-17),

7. 6678756 - Method for controlling a first-in-first-out array to facilitate data transmissions between a lower frequency domain and a higher frequency domain of a computer system (2004-01-13),

8. 6549964 - Delayed transaction method and device used in a PCI system (2003-04-15),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…