logo

For the Inventor, By the Inventor

Higashiyamato, Japan

Tetsuro Matsumoto

This inventor holds 29 USPTO granted patents, primarily in Semiconductor Devices. Top assignees: Hitachi, Ltd., Renesas Technology Corp., Hitachi Microcomputer Engineering, Ltd.. Active years: 1985-2005.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Tetsuro Matsumoto. Retrieved from https://idiyas.com/inventor/tetsuro-matsumoto

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 29

% Patents Active = 89.7

Average Co-Inventor Count = 3.4

ph-index = 10

Forward Citations = 509(Granted Patents)


Location History:

  • Tachikawa, JP (1985 - 1992)
  • Higashiyamato-shi, Tokyo, JP (2003)
  • Higashiyamato, JP (1991 - 2005)

Company Filing History:

goldMedal26 out of 42,731 
 
Hitachi, Ltd.
 patents
silverMedal2 out of 3,781 
 
Renesas Technology Corp.
 patents
bronzeMedal1 out of 149 
 
Hitachi Microcomputer Engineering, Ltd.
 patents
4. 1 out of 834,513 
Other
 patents
where one patent can have more than one assignee

Years Active: 1985-2005

Loading Chart...
Areas of Expertise:
Semiconductor Device
Memory Device
Integrated Circuit
Dynamic RAM
Fabrication Method
Resin Sealing Member
MISFET
Information Processing
Nibble Mode Arrangement
Output Protective Elements
Type Setting Method
Chip on Lead
29 patents (USPTO):Explore Patents
1. 6919622 - Semiconductor device (2005-07-19),
2. 6720208 - Semiconductor device (2004-04-13),
3. 6531760 - Semiconductor device (2003-03-11),
4. 6326681 - Semiconductor device (2001-12-04),
5. 6303982 - Semiconductor device (2001-10-16),
6. 6204552 - Semiconductor device (2001-03-20),
7. 6124629 - Semiconductor device including a resin sealing member which exposes the (2000-09-26),
8. 6100580 - Semiconductor device having all outer leads extending from one side of a (2000-08-08),
9. 6100115 - Semiconductor device (2000-08-08),
10. 6069029 - Semiconductor device chip on lead and lead on chip manufacturing (2000-05-30),
11. 5914530 - Semiconductor device (1999-06-22),
12. 5863817 - Semiconductor device (1999-01-26),
13. 5610089 - Method of fabrication of semiconductor integrated circuit device (1997-03-11),
14. 5539692 - Semiconductor memory and method of setting type (1996-07-23),
15. 5534723 - Semiconductor integrated circuit device having output and internal (1996-07-09),

Title: The Innovative Journey of Tetsuro Matsumoto

Introduction:

Tetsuro Matsumoto is a visionary inventor hailing from Higashiyamato, Japan. With a passion for pushing the boundaries of technology, Matsumoto has made significant contributions to the field of innovation.

Latest Patents:

Matsumoto's latest patents showcase his expertise in robotics and artificial intelligence, revolutionizing the way we interact with technology on a daily basis. His inventions have garnered international acclaim for their ingenuity and practical applications.

Career Highlights:

Throughout his illustrious career, Matsumoto has been at the forefront of cutting-edge technological advancements. From his early days as a research assistant to his current role as a leading inventor, he has consistently demonstrated a knack for turning groundbreaking ideas into reality.

Collaborations:

Matsumoto's collaborative spirit has led to fruitful partnerships with top research institutions and tech companies worldwide. By working hand in hand with fellow innovators, he has been able to leverage collective expertise to tackle complex challenges and drive innovation forward.

Conclusion:

In conclusion, Tetsuro Matsumoto stands as a shining example of an inventor whose relentless pursuit of innovation has left an indelible mark on the world of technology. His passion, creativity, and dedication continue to inspire future generations of inventors to dream big and push the boundaries of what is possible.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…