Chiba, Japan

Taro Asai

This inventor holds 2 USPTO granted patents. Top assignees: Japan Display Inc., Panasonic Liquid Crystal Display Co., Ltd.. Active years: 2014-2015.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Taro Asai. Retrieved from https://idiyas.com/inventor/taro-asai

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 6.0

ph-index = 1

Forward Citations = 1(Granted Patents)


Company Filing History:


Years Active: 2014-2015

Loading Chart...
2 patents (USPTO):Explore Patents

Title: Taro Asai and His Display Technology Patents.

Introduction

Taro Asai is an inventor associated with display technologies and patents in Chiba, Japan. His work includes thin-film transistor (TFT) structures and electrode designs for liquid crystal and organic electroluminescent displays. The supplied information lists 2 patents and identifies Panasonic Liquid Crystal Display Co., Ltd. and Japan Display Inc. among the companies he worked with.

Latest Patents

Asai’s listed patents address barrier-metal structures in display-device TFTs, with a focus on controlling contact resistance and supporting device performance.

The patent titled “Display device comprising a TFT with a barrier metal formed of a first layer and a second layer wherein an amount of oxygen in the first layer is larger than in the second layer” describes an organic EL display. Its TFT source electrode connects the semiconductor layer to the lower electrode and comprises a barrier metal, an aluminum-containing metal, and a cap metal. The barrier metal has two layers, with more oxygen in the layer contacting the semiconductor than in the layer contacting the aluminum-containing metal.

The patent titled “Liquid crystal display device comprising a TFT with a barrier metal formed of a first layer and a second layer wherein the first layer is denser than the second layer” concerns reducing contact resistance in a through-hole connecting a TFT source or drain to an electrode. Its described process forms and heat-treats the lower barrier-metal layer before continuously sputtering the upper barrier-metal layer, aluminum alloy, and cap metal. The design aims to prevent oxidation of the upper barrier-metal layer and limit increases in contact resistance.

Career Highlights

Asai’s listed work connects him with Panasonic Liquid Crystal Display Co., Ltd. and Japan Display Inc. The patent descriptions reflect engineering attention to electrode interfaces, barrier-metal composition, and manufacturing processes for display devices.

Collaborations

The supplied information names Eiji Oue and Katsumi Nakayashiki as Asai’s coworkers. Their association provides context for the collaborative environment surrounding his display-technology work.

Conclusion

Taro Asai’s listed patents focus on layered barrier metals in TFT-based displays, addressing oxygen content, layer density, and contact resistance. Together, these inventions illustrate his contributions to display-device design and fabrication.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…