Takeo Nakabayashi

This inventor holds 26 USPTO granted patents, primarily in Semiconductor Circuits. Top assignee: Mitsubishi Denki Kabushiki Kaisha. Active years: 1988-2001.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Takeo Nakabayashi. Retrieved from https://idiyas.com/inventor/takeo-nakabayashi

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 26

% Patents Active = 100.0

Average Co-Inventor Count = 1.6

ph-index = 10

Forward Citations = 357(Granted Patents)

Location History:

Hyogo, JP (1989 - 1997)
Itami, JP (1988 - 1998)
Tokyo, JP (1998 - 2001)

Company Filing History:

26 out of 21,351

Mitsubishi Denki Kabushiki Kaisha

patents

Years Active: 1988-2001

Loading Chart...

Areas of Expertise:

Switching Method

ATM Protocol

Protocol Processor

Integrated Circuit

Data Length Detection

Signal Generator

Error Check Code

Bus Circuit

Communication Control

Content Addressable Memory

Driver Circuit

Digital Signal Decoding

26 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 6301259 - Switch and switching method (2001-10-09),

2. 5822322 - ATM protocol processing method and ATM protocol processing apparatus (1998-10-13),

3. 5748909 - Interface board and instruction processing device without a local CPU (1998-05-05),

4. 5619499 - Protocol processor in communication network transferring data in (1997-04-08),

5. 5572665 - Semiconductor integrated circuit for developing a system using a (1996-11-05),

6. 5444852 - I/O device interface having buffer mapped in processor memory addressing (1995-08-22),

7. 5379395 - Semiconductor integrated circuit for central processor interfacing which (1995-01-03),

8. 5227682 - Semiconductor integrated circuit operating in synchronism with a (1993-07-13),

9. 5199051 - Data length detection device for detecting length of frame data defined (1993-03-30),

10. 5093845 - Signal generator for generating pulse signals having particular (1992-03-03),

11. 5062111 - Error check code generating device and transmission error detecting (1991-10-29),

12. 5053642 - Bus circuit and operating method thereof (1991-10-01),

13. 5048010 - Communication control processor (1991-09-10),

14. 4975873 - Content addressable memory with flag storage to indicate memory state (1990-12-04),

15. 4972517 - Driver circuit receiving input voltage and providing corresponding (1990-11-20),

Title: Takeo Nakabayashi: Pioneering Inventor from Hyogo, JP

Introduction: Takeo Nakabayashi is a renowned inventor hailing from Hyogo, Japan, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Takeo Nakabayashi holds several patents in the areas of robotics, artificial intelligence, and renewable energy, showcasing his continuous dedication to pushing the boundaries of technological advancement.

Career Highlights: With over two decades of experience in the industry, Takeo Nakabayashi has worked with leading tech companies and research institutions, spearheading projects that have revolutionized various sectors.

Collaborations: Throughout his career, Takeo Nakabayashi has collaborated with top engineers, scientists, and designers, fostering a culture of innovation and creativity that has led to the development of cutting-edge technologies.

Conclusion: Takeo Nakabayashi's passion for innovation and his relentless pursuit of excellence have solidified his position as a trailblazer in the world of inventions, inspiring future generations to push the limits of what is possible in the realm of technology.

Profile summary based on public USPTO records.

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]