Vancouver, Canada

Seyediman Taghavi

This inventor holds 1 USPTO granted patent. Top assignee: The University of British Columbia. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Seyediman Taghavi. Retrieved from https://idiyas.com/inventor/seyediman-taghavi

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

Average Co-Inventor Count = 1.0

ph-index = 1


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Seyediman Taghavi: Advancing Integrated Photonics

Introduction

Seyediman Taghavi is an inventor associated with The University of British Columbia in Vancouver, Canada. His work includes an invention for integrating optical components with photonic chips.

Latest Patents

Taghavi is associated with 1 patent, titled “On-chip integration of optical components with photonic wire bonds and/or lenses.” The patent describes systems and methods for fabricating a semiconductor chip with an integrated laser diode or another optical component. One approach forms a recess shaped to receive the component, metallizes at least one surface of the recess, and couples the component to that surface. For a laser diode, the n-type semiconductor may be electrically connected to the metallized surface. The optical output can then be coupled to the chip’s photonic interface using a photonic wire bond, one or more polymer lenses, or both.

Career Highlights

The invention addresses the integration of optical components into semiconductor chips, including their physical placement, electrical connection, and optical coupling. These techniques are relevant to the design and fabrication of photonic systems.

Collaborations

Taghavi’s listed coworkers include Matthew John Mitchell and Lukas Chrostowski. His institutional affiliation is The University of British Columbia.

Conclusion

Seyediman Taghavi’s patent work focuses on practical methods for integrating optical components with photonic chips, connecting device placement and electrical contact with optical coupling.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…