Hwaseong-si, South Korea

Seung Jae Sim

This inventor holds 1 USPTO granted patent. Top assignee: Samsung Electronics Ltd.. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Seung Jae Sim. Retrieved from https://idiyas.com/inventor/seung-jae-sim

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 4.0

ph-index = 1


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Seung Jae Sim and His Patent in Non-Volatile Memory Technology.

Introduction

Seung Jae Sim is an inventor associated with Hwaseong-si, South Korea, and Samsung Electronics Ltd. His work includes a patent concerning the structure of non-volatile memory devices.

Latest Patents

Sim is credited with 1 patent: “Non-volatile memory device and electronic system including the same.” The invention describes a substrate with a cell array region and an extension region, along with a stepped mold structure made of alternating gate electrodes and insulating layers. A channel structure passes through the mold structure in the cell array region, while a cell contact structure passes through it in the extension region. The contact structure touches both the side and top surfaces of an uppermost gate electrode, with its side-contacting portion narrower than its top-contacting portion. This arrangement addresses the design of contacts within a non-volatile memory device.

Career Highlights

Sim’s listed patent is associated with Samsung Electronics Ltd., a company active in electronics and semiconductor technologies. The patent focuses on memory-device architecture and the relationship between gate electrodes and cell contacts.

Collaborations

The provided information lists Jae Chul Lee and Byung-Sun Park as Sim’s coworkers. Their names are associated with his professional context, though no specific roles in the patent are provided.

Conclusion

Seung Jae Sim’s patent reflects work on non-volatile memory design, particularly the structure of gate electrodes and cell contacts in a stepped mold arrangement.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…