logo

For the Inventor, By the Inventor

Palo Alto, CA, United States of America

Senad Durakovic

LinkedIn
USPTO Granted Patents = 19 

Average Co-Inventor Count = 4.4

ph-index = 3

Forward Citations = 62(Granted Patents)


Company Filing History:

goldMedal19 out of 1,128 
 
Marvell Asia Pte., Ltd.
 patents

Years Active: 2020-2025

Loading Chart...
19 patents (USPTO):Explore Patents
1. 12443399 - Method and system for code optimization based on statistical data (2025-10-14),
2. 12430108 - Multistage compiler architecture (2025-09-30),
3. 12293174 - Method and system for memory management within machine learning inference engine (2025-05-06),
4. 12190086 - Method and apparatus for ML graphs by a compiler (2025-01-07),
5. 12174727 - Method and apparatus for correlating high-level code with low-level instructions for machine learning applications (2024-12-24),
6. 12169719 - Instruction set architecture (ISA) format for multiple instruction set architectures in machine learning inference engine (2024-12-17),
7. 12124827 - Method and system to expand accessible on-chip memory (OCM) of an inference engine (2024-10-22),
8. 12112174 - Streaming engine for machine learning architecture (2024-10-08),
9. 11995463 - Architecture to support color scheme-based synchronization for machine learning (2024-05-28),
10. 11977475 - Method and apparatus for compiler and low-level instruction validation of machine learning operations on hardware (2024-05-07),
11. 11733983 - Method and apparatus for generating metadata by a compiler (2023-08-22),
12. 11467811 - Method and apparatus for generating metadata by a compiler (2022-10-11),
13. 11256517 - Architecture of crossbar of inference engine (2022-02-22),
14. 11086633 - Single instruction set architecture (ISA) format for multiple ISAS in machine learning inference engine (2021-08-10),
15. 11029963 - Architecture for irregular operations in machine learning inference engine (2021-06-08),

Title: Senad Durakovic: Innovator in Compiler Technology

Introduction

Senad Durakovic is a prominent inventor based in Palo Alto, California, known for his significant contributions to compiler technology. With a total of 19 patents to his name, Durakovic has made remarkable advancements in the field, particularly in code optimization and compiler architecture.

Latest Patents

Among his latest patents is a method and system for code optimization based on statistical data. This innovative method involves receiving a high-level function in a first high-level code and compiling it into a first set of low-level instructions for execution on hardware or a simulator. The system then receives performance-related statistical data generated during execution, which informs whether changes should be made to the compilation. This process culminates in recompiling the high-level function into a second set of low-level instructions based on the gathered data.

Another notable patent is the multistage compiler architecture. This system includes a compiler with multiple compossible blocks, designed to identify resources in hardware for executing low-level instructions generated from high-level functions. The compiler determines processing operations based on the hardware architecture, ensuring efficient execution of the compiled code.

Career Highlights

Senad Durakovic currently works at Marvell Asia Pte., Ltd., where he continues to push the boundaries of compiler technology. His work has been instrumental in enhancing the performance and efficiency of software applications through innovative compilation techniques.

Collaborations

Durakovic collaborates with talented individuals in the field, including Ulf Hanebutte and Avinash Sodani. Their combined expertise fosters a creative environment that drives innovation in compiler design and optimization.

Conclusion

Senad Durakovic's contributions to compiler technology exemplify the impact of innovative thinking in the field of computer science. His patents reflect a deep understanding of both hardware and software, paving the way for future advancements in code optimization and compiler architecture.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…