Bruff, Ireland

Seamus Murnane

This inventor holds 2 USPTO granted patents. Top assignee: Analog Devices,inc.. Active years: 2014-2016.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Seamus Murnane. Retrieved from https://idiyas.com/inventor/seamus-murnane

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 100.0

Average Co-Inventor Count = 9.0

ph-index = 2

Forward Citations = 62(Granted Patents)


Company Filing History:


Years Active: 2014-2016

Loading Chart...
2 patents (USPTO):Explore Patents

Title: Seamus Murnane: Innovator in Junction-Isolated Blocking Voltage Devices

Introduction: Seamus Murnane is a distinguished inventor based in Bruff, Ireland, known for his contributions to the field of electrical engineering. He holds two patents that focus on advanced blocking voltage devices, showcasing his expertise in semiconductor technology.

Latest Patents: Murnane's latest patents include "Junction-isolated blocking voltage structures with integrated protection structures." These patents describe innovative blocking voltage devices that incorporate an anode terminal connected to a first p-well, a cathode terminal linked to a first n-well, and a ground terminal associated with a second p-well. The devices utilize an n-type isolation layer to separate the first p-well from a p-type substrate, functioning effectively as a blocking diode. Additionally, the patents detail the integration of PNPN silicon controlled rectifiers (SCRs) and bidirectional SCRs, enhancing the performance and reliability of these devices.

Career Highlights: Seamus Murnane is currently employed at Analog Devices, Inc., where he continues to develop cutting-edge technologies in the semiconductor industry. His work has significantly impacted the design and functionality of blocking voltage devices, making them more efficient and reliable.

Collaborations: Throughout his career, Murnane has collaborated with notable colleagues, including David J Clarke and Javier Alejandro Salcedo. These partnerships have fostered innovation

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…