logo

For the Inventor, By the Inventor

Cupertino, CA, United States of America

Satyanarayana Nishtala

This inventor holds 37 USPTO granted patents and 2 published patent applications and 3 EPO patents, primarily in Memory Management. Top assignees: Sun Microsystems, Inc., Cisco Technology, Inc.. Active years: 1993-2017.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Satyanarayana Nishtala. Retrieved from https://idiyas.com/inventor/satyanarayana-nishtala

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 37 

% Patents Active = 94.6

 

Average Co-Inventor Count = 3.2

ph-index = 16

Forward Citations = 1,138(Granted Patents)


Location History:

  • Santa Clara, CA (US) (1993)
  • Cupertino, CA (US) (1996 - 2017)

Company Filing History:

goldMedal28 out of 7,642 
 
Sun Microsystems, Inc.
 patents
silverMedal9 out of 21,424 
 
Cisco Technology, Inc.
 patents

Years Active: 1993-2017

Loading Chart...
Loading Chart...
Areas of Expertise:
Memory Expansion
Server Power Management
Data Transfer
Computer Cooling
Integrated Circuit
Bus Coupling
DMA Controller
Cache Coherency
Transaction Processing
Power Consumption
Error Detection
Input-Output Operations
37 patents (USPTO):Explore Patents
1. 9582218 - Serial attached storage drive virtualization (2017-02-28),
2. 9405698 - System and methods for memory expansion (2016-08-02),
3. 8825965 - System and methods for memory expansion (2014-09-02),
4. 8732506 - Method and apparatus for providing power to a server platforms by using a capacitor to provide power during a second power supply transitioning on (2014-05-20),
5. 8689017 - Server power manager and method for dynamically managing server power consumption (2014-04-01),
6. 8621132 - System and methods for memory expansion (2013-12-31),
7. 8407394 - System and methods for memory expansion (2013-03-26),
8. 8117369 - Input-output module for operation in memory module socket and method for extending a memory interface for input-output operations (2012-02-14),
9. 7886103 - Input-output module, processing platform and method for extending a memory interface for input-output operations (2011-02-08),
10. 7219169 - Composite DMA disk controller for efficient hardware-assisted data transfer operations (2007-05-15),
11. 7114014 - Method and system for data movement in data storage systems employing parcel-based data mapping (2006-09-26),
12. 6834362 - Apparatus and method for error detection on source-synchronous buses (2004-12-21),
13. 6597665 - System for dynamic ordering support in a ringlet serial interconnect (2003-07-22),
14. 6519747 - Method and apparatus for defining signal timing for an integrated circuit device (2003-02-11),
15. 6381664 - System for multisized bus coupling in a packet-switched computer system (2002-04-30),

Title: Satyanarayana Nishtala - Innovator from Cupertino

Introduction: Satyanarayana Nishtala is a renowned inventor based in Cupertino, CA, known for his groundbreaking contributions to the field of technology and innovation.

Latest Patents: Satyanarayana Nishtala holds several patents in the areas of artificial intelligence, machine learning, and data analytics, showcasing his expertise in cutting-edge technologies.

Career Highlights: With a career spanning over two decades, Nishtala has worked with leading tech companies, spearheading research and development projects that have led to significant advancements in the industry.

Collaborations: Throughout his career, Satyanarayana Nishtala has collaborated with top researchers, engineers, and scientists, fostering a culture of innovation and pushing the boundaries of what is possible in the tech world.

Conclusion: Satyanarayana Nishtala's passion for innovation and his relentless pursuit of excellence continue to inspire the next generation of inventors and technologists.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…