Austin, TX, United States of America

Satyamurthy Pullela


Average Co-Inventor Count = 5.2

ph-index = 5

Forward Citations = 60(Granted Patents)


Company Filing History:


Years Active: 1998-2000

Loading Chart...
5 patents (USPTO):Explore Patents

Title: Satyamurthy Pullela: Innovator in VLSI Circuit Optimization

Introduction

Satyamurthy Pullela is a notable inventor based in Austin, TX (US). He has made significant contributions to the field of VLSI (Very Large Scale Integration) circuit design, holding a total of 5 patents. His work focuses on optimizing circuit layouts to enhance performance in terms of speed, size, and power consumption.

Latest Patents

One of his latest patents is titled "Optimizing combinational circuit layout through iterative restructuring." This innovation involves performing timing analysis to identify the critical path in a circuit. The process includes selecting a gate from the critical path and constructing alternate structures within a contracted window around that gate. The best alternative is then substituted, and the circuit is resized accordingly. This iterative process continues until user constraints are met or no further improvements can be made.

Another significant patent is the "Method for optimizing element sizes in a semiconductor device." In this patent, a slack time is calculated for each node in a circuit based on required and actual delay times. Sensitivity and figures of merit are determined for each circuit element, and optimization occurs when the variance of these figures is below a predefined threshold.

Career Highlights

Satyamurthy Pullela has worked with prominent companies, including Motorola Corporation. His experience in the industry has allowed him to develop innovative solutions that address complex challenges in circuit design.

Collaborations

Throughout his career, Satyamurthy has collaborated with esteemed colleagues such as David Theodore Blaauw and Abhijit Dharchoudhury. These collaborations have further enriched his work and contributed to advancements in the field.

Conclusion

Satyamurthy Pullela's contributions to VLSI circuit optimization demonstrate his expertise and innovative spirit. His patents reflect a commitment to enhancing technology in the semiconductor industry.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…