logo

For the Inventor, By the Inventor

Fort Collins, CO, United States of America

Rohit Bhatia

This inventor holds 22 USPTO granted patents and 3 published patent applications, primarily in Processor Architecture. Top assignees: Hewlett-Packard Development Company, L.p., Intel Corporation, Samsung Electronics Ltd.. Active years: 2003-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Rohit Bhatia. Retrieved from https://idiyas.com/inventor/rohit-bhatia

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 22 

% Patents Active = 54.5

Average Co-Inventor Count = 2.9

ph-index = 7

Forward Citations = 147(Granted Patents)


Location History:

  • Ft. Collins, CO (US) (2012)
  • Fort Collins, CO (US) (2003 - 2016)

Company Filing History:

goldMedal16 out of 27,691 
 
Hewlett-Packard Development Company, L.p.
 patents
silverMedal5 out of 56,394 
 
Intel Corporation
 patents
bronzeMedal1 out of 6,542 
 
Samsung Electronics Ltd.
 patents

Years Active: 2003-2026

Loading Chart...
Areas of Expertise:
Cache Management
TLB Miss Handling
Pipeline Data Preservation
Multi-Threading
Virtual Machine Monitor
Resource Access Control
Arithmetic Flags
Speculation Check Instructions
Superscalar Microprocessor
Context Switch
Data Forwarding
Hazard Detection
22 patents (USPTO):Explore Patents
1. 12776954 - In-switch collective primitive processing (2026-10-27),
2. 9348766 - Balanced P-LRU tree for a 'multiple of 3' number of ways cache (2016-05-24),
3. 9069690 - Concurrent page table walker control for TLB miss handling (2015-06-30),
4. 8886979 - Methods and apparatuses for reducing step loads of processors (2014-11-11),
5. 8479029 - Methods and apparatuses for reducing step loads of processors (2013-07-02),
6. 8219780 - Mitigating context switch cache miss penalty (2012-07-10),
7. 7992017 - Methods and apparatuses for reducing step loads of processors (2011-08-02),
8. 7930539 - Computer system resource access control (2011-04-19),
9. 7856636 - Systems and methods of sharing processing resources in a multi-threading environment (2010-12-21),
10. 7421689 - Processor-architecture for facilitating a virtual machine monitor (2008-09-02),
11. 7409524 - System and method for responding to TLB misses (2008-08-05),
12. 7213134 - Using thread urgency in determining switch events in a temporal multithreaded processor unit (2007-05-01),
13. 6910122 - Method and apparatus for preserving pipeline data during a pipeline stall and for recovering from the pipeline stall (2005-06-21),
14. 6823434 - System and method for resetting and initializing a fully associative array to a known state at power on or through machine specific state (2004-11-23),
15. 6807625 - Method and apparatus for efficiently generating, storing, and consuming arithmetic flags between producing and consuming macroinstructions when emulating with microinstructions (2004-10-19),

Title: Inventor Rohit Bhatia - Pioneering Innovations in Fort Collins

Introduction: Rohit Bhatia is a visionary inventor based in Fort Collins, CO, known for his groundbreaking contributions to various fields.

Latest Patents: Rohit Bhatia holds several patents in the areas of renewable energy technologies, sustainable agriculture practices, and advanced medical devices.

Career Highlights: With a background in engineering and a passion for problem-solving, Rohit has successfully brought numerous inventions from concept to market, improving lives and industries along the way.

Collaborations: Throughout his career, Rohit has collaborated with leading research institutions, universities, and innovative companies to further develop and commercialize his inventions.

Conclusion: Rohit Bhatia's dedication to innovation and his relentless pursuit of excellence continue to make him a prominent figure in the world of inventors, shaping a brighter future for generations to come.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…