Jerusalem, Israel

Reshef Meir

This inventor holds 2 USPTO granted patents. Top assignee: Cadence Design Systems, Inc.. Active years: 2014-2015.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Reshef Meir. Retrieved from https://idiyas.com/inventor/reshef-meir

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

Average Co-Inventor Count = 3.4

ph-index = 2

Forward Citations = 7(Granted Patents)


Company Filing History:


Years Active: 2014-2015

Loading Chart...
2 patents (USPTO):Explore Patents

Title: Reshef Meir: Innovator in Transaction Correlation and Bug Clustering Technologies

Introduction

Reshef Meir is a notable inventor based in Jerusalem, Israel. He has made significant contributions to the field of design verification through his innovative patents. With a total of 2 patents, Meir has developed advanced systems that enhance debugging processes and improve the efficiency of design verification environments.

Latest Patents

One of Reshef Meir's latest patents is the "Transaction Correlation System." This invention provides methods, systems, and devices that utilize transaction correlation tools. These tools are designed to record a limited number of run attributes that are crucial for debugging. The system allows users to specify directives for recording runs and creating tabular representations of these runs. Additionally, it employs statistical debugging techniques to identify attributes that co-occur with failures.

Another significant patent is "Coverage-Based Bug Clustering." This invention offers tools and techniques for clustering failing runs in a design verification environment. It aids in determining the causes of these failures by generating multiple partitions of failing runs. The resulting clusters are organized into a hierarchical structure, allowing users to focus on core clusters based on size and distance.

Career Highlights

Reshef Meir is currently employed at Cadence Design Systems, Inc., where he continues to innovate in the field of design verification. His work has been instrumental in developing solutions that streamline the debugging process and enhance the reliability of design verification systems.

Collaborations

Throughout his career, Meir has collaborated with talented individuals such as Yael Kinderman and Ohad Givaty. These partnerships have contributed to the advancement of technologies in the design verification space.

Conclusion

Reshef Meir's contributions to the field of design verification through his innovative patents demonstrate his expertise and commitment to improving debugging processes. His work continues to influence the industry and pave the way for future advancements.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…