Toronto, Canada

Rebecca Katzin

This inventor holds 1 USPTO granted patent. Top assignee: Altera Corporation. Active years: 2007.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Rebecca Katzin. Retrieved from https://idiyas.com/inventor/rebecca-katzin

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


Average Co-Inventor Count = 11.0

ph-index = 1

Forward Citations = 9(Granted Patents)


Company Filing History:


Years Active: 2007

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Rebecca Katzin: Innovator in Logic Design Systems

Introduction

Rebecca Katzin is a prominent inventor based in Toronto, Canada. She has made significant contributions to the field of logic design systems, showcasing her expertise through her innovative patent.

Latest Patents

Rebecca holds a patent titled "Method and apparatus for designing systems using logic regions." This patent discloses a method for positioning components of a system onto a target device utilizing programmable logic devices (PLDs). The invention involves determining a first location on the target device for a first logic region that contains a first component. It ensures that the determined properties of the first logic region are preserved while integrating it with a second logic region that has a second component.

Career Highlights

Rebecca is associated with Altera Corporation, where she applies her knowledge and skills in logic design. Her work has been instrumental in advancing the capabilities of programmable logic devices.

Collaborations

Rebecca has collaborated with notable coworkers, including Tim Michael Vanderhoek and Przemek Guzy. Their combined efforts contribute to the innovative environment at Altera Corporation.

Conclusion

Rebecca Katzin's contributions to the field of logic design systems exemplify her innovative spirit and dedication to advancing technology. Her patent reflects her commitment to enhancing the functionality of programmable logic devices.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…