Calabasas, CA, United States of America

Rahul Shringarpure

This inventor holds 4 USPTO granted patents. Top assignees: Hrl Laboratories, LLC, Arizona State University, The Boeing Company. Active years: 2011-2013.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Rahul Shringarpure. Retrieved from https://idiyas.com/inventor/rahul-shringarpure-nf3cp1wt

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 25.0

Average Co-Inventor Count = 2.4

ph-index = 3

Forward Citations = 28(Granted Patents)


Company Filing History:


Years Active: 2011-2013

Loading Chart...
4 patents (USPTO):Explore Patents

Title: Innovations by Rahul Shringarpure

Introduction

Rahul Shringarpure is an accomplished inventor based in Calabasas, CA. He has made significant contributions to the field of technology, particularly in object detection and error correction mechanisms. With a total of 4 patents to his name, his work showcases a blend of creativity and technical expertise.

Latest Patents

One of his latest patents is titled "Method and system for generic object detection using block features." This invention discloses a method and system for generic object detection utilizing block-based feature computation. It focuses on massively parallel computation of object feature sets according to an optimized clock-cycle matrix. The method employs an array of correlators to calculate block sums for each section of the image being analyzed. A greedy heuristic scheduling algorithm is executed to produce an optimized clock cycle matrix, ensuring that overlapping features do not access the block simultaneously, thus avoiding race memory conditions. The processing system can utilize various hardwired Very Large Scale Integration (VLSI) chips, including Field Programmable Gate Arrays (FPGAs), Digital Signal Processors (DSPs), and Application Specific Integrated Circuits (ASICs).

Another notable patent is for "Circuits and methods for dual redundant register files with error detection and correction mechanisms." This invention describes embodiments of circuits and methods that enhance the reliability of register files through error detection and correction mechanisms.

Career Highlights

Throughout his career, Rahul has worked with esteemed organizations such as Hrl Laboratories, LLC and Arizona State University. His experience in these institutions has allowed him to refine his skills and contribute to groundbreaking projects.

Collaborations

Rahul has collaborated with notable professionals in his field, including Swarup S Medasani and Lawrence T Clark. These collaborations have further enriched his work and expanded his impact in the technology sector.

Conclusion

Rahul Shringarpure's innovative contributions to technology, particularly in object detection and error correction, highlight his expertise and dedication to advancing the field. His patents reflect a commitment to solving complex problems through inventive solutions.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…