Folsom, CA, United States of America

Navin Monteiro

This inventor holds 1 USPTO granted patent. Top assignee: Intel Corporation. Active years: 2008.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Navin Monteiro. Retrieved from https://idiyas.com/inventor/navin-monteiro

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


Average Co-Inventor Count = 4.0

ph-index = 1

Forward Citations = 5(Granted Patents)


Company Filing History:


Years Active: 2008

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Innovations of Navin Monteiro

Introduction

Navin Monteiro is an accomplished inventor based in Folsom, CA. He is known for his contributions to the field of cache memory technology. His innovative approach focuses on reducing power consumption, which is crucial in today's energy-conscious environment.

Latest Patents

One of Navin Monteiro's notable patents is titled "Reducing power consumption in a sequential cache." This invention involves a cache memory system that includes multiple banks. Each bank consists of a data array, a decoder, and a sense amplifier. The design allows only the bank that is being accessed to be powered, while other banks remain in a power-reduced state. This is achieved through techniques such as clock gating and the use of early way information.

Career Highlights

Navin Monteiro is currently employed at Intel Corporation, a leading technology company known for its advancements in semiconductor manufacturing. His work at Intel has allowed him to contribute significantly to the development of energy-efficient technologies.

Collaborations

Throughout his career, Navin has collaborated with several talented individuals, including Subramaniam M Maiyuran and Peter J Smith. These collaborations have fostered innovation and have led to the successful development of various technologies.

Conclusion

Navin Monteiro's work exemplifies the importance of innovation in technology, particularly in reducing power consumption in cache memory systems. His contributions continue to influence the field and promote energy efficiency in computing.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…