Taichung, Taiwan

Ming Hsien Chen

This inventor holds 1 USPTO granted patent. Top assignee: Taiwan Semiconductor Manufacturing Comp. Ltd.. Active years: 2001.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Ming Hsien Chen. Retrieved from https://idiyas.com/inventor/ming-hsien-chen-quue475d

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 100.0

Average Co-Inventor Count = 4.0

ph-index = 1

Forward Citations = 5(Granted Patents)


Company Filing History:


Years Active: 2001

Loading Chart...
1 patent (USPTO):Explore Patents

Title: The Innovative Contributions of Ming Hsien Chen

Introduction

Ming Hsien Chen is a notable inventor based in Tai-Zhong, Taiwan. He has made significant contributions to the field of integrated circuit packaging. His innovative approach addresses critical challenges faced by the industry.

Latest Patents

Ming Hsien Chen holds a patent for a "Method of assembly stress protection." This invention provides a solution to various problems associated with integrated circuit packages that utilize a top layer of molded plastic. The method involves interposing a dummy layer of dielectric material between the upper surface of the integrated circuit wafer and the molded plastic layer. This dummy layer is carefully patterned and etched to create an alternating series of valleys and ridges, ensuring that all wiring lines are protected within the ridges. This structure not only safeguards the wiring lines during the application of the molded plastic but also enhances the adhesion of the molded plastic to the wafer due to the large surface area of contact.

Career Highlights

Ming Hsien Chen is currently employed at Taiwan Semiconductor Manufacturing Company Limited. His work has been instrumental in advancing the technology used in semiconductor manufacturing. He has demonstrated a commitment to innovation and excellence throughout his career.

Collaborations

Ming Hsien Chen has collaborated with talented individuals such as Mei-Yen Li and Li-Don Chen. These partnerships have contributed to the development of cutting-edge technologies in the semiconductor industry.

Conclusion

Ming Hsien Chen's contributions to the field of integrated circuit packaging exemplify the spirit of innovation. His patent for assembly stress protection showcases his ability to solve complex problems in semiconductor manufacturing. His work continues to influence the industry positively.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…