Chiba, Japan

Masaaki Kisou

This inventor holds 4 USPTO granted patents. Top assignee: Kabushiki Kaisha Toshiba. Active years: 1989-1990.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Masaaki Kisou. Retrieved from https://idiyas.com/inventor/masaaki-kisou

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 100.0

Average Co-Inventor Count = 1.8

ph-index = 3

Forward Citations = 52(Granted Patents)


Location History:

  • Ichikawa, JP (1989)
  • Chiba, JP (1990)

Company Filing History:


Years Active: 1989-1990

Loading Chart...
4 patents (USPTO):Explore Patents

Title: Masaaki Kisou: Innovator in Image Processing Technology

Introduction

Masaaki Kisou is a prominent inventor based in Chiba, Japan. He has made significant contributions to the field of image processing technology, holding a total of 4 patents. His work focuses on enhancing image display and reducing noise in television receivers.

Latest Patents

Masaaki Kisou's latest patents include an innovative image track display apparatus. This apparatus features a memory that delays an image signal by at least one vertical scanning period. It incorporates a first subtraction circuit that generates a first difference signal between the image signal and its delayed counterpart. The first difference signal consists of first and second polarity components. A non-linear processing circuit then multiplies one polarity component by K times (where 0 < K < 1) while reducing the other polarity component to zero when it exceeds a prescribed value. Additionally, a second subtraction circuit takes a second difference signal between the output of the non-linear processing circuit and the original image signal. Finally, a display device showcases the delayed image signal obtained through the memory circuit.

Another notable patent is a noise reduction circuit for a chrominance signal used in television receivers. This circuit is designed to minimize noise in the chrominance signal. It includes a decoder for decoding first and second color difference signals, which contain noise components from the received chrominance signal. A signal subtraction circuit generates first and second frame difference signals in response to two successive color difference signals. A signal converting circuit extracts compensation signals from these frame difference signals. The noise reduction circuit then reduces noise from the color difference signals based on these compensation signals. A discrimination circuit determines whether both frame difference signals are below a prescribed level, generating a control signal accordingly.

Career Highlights

Masaaki Kisou is currently employed at Kabushiki Kaisha Toshiba, where he continues to innovate in the field of image processing. His work has significantly impacted the quality of image display technology.

Collaborations

Masaaki has collaborated with notable coworkers, including Motohiko Takeuchi and Kenji Shimoda. Their combined expertise has contributed to advancements in their respective fields.

Conclusion

Masaaki Kisou is a distinguished inventor whose work in image processing technology has led to several important patents. His contributions continue to influence the industry and enhance the quality of visual media.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…