Chandigarh, India

Manav Khanna

This inventor holds 1 USPTO granted patent. Top assignee: Cadence Design Systems, Inc.. Active years: 2015.


% Patents Active = 100.0

Average Co-Inventor Count = 6.0

ph-index = 1

Forward Citations = 18(Granted Patents)


Company Filing History:


Years Active: 2015

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Manav Khanna: Innovator in Version Management for Fluid Guard Ring PCells

Introduction

Manav Khanna is a notable inventor based in Chandigarh, India. He has made significant contributions to the field of design automation through his innovative patent. His work focuses on enhancing the management of source code versions for fluid guard ring parameterized cells (PCells).

Latest Patents

Manav Khanna holds a patent titled "Version management mechanism for fluid guard ring PCells." This patent introduces a version management system that incorporates new parameters to manage source code versions effectively. The system saves instance layout information along with a version management parameter that identifies the current PCell source code version for each FGR PCell instance. This innovation ensures that when evaluated using a newer version of the PCell source code, previously generated layout information can be retrieved, maintaining the integrity of the PCell geometries.

Career Highlights

Manav Khanna is currently employed at Cadence Design Systems, Inc., where he applies his expertise in design automation. His work has been instrumental in advancing the capabilities of PCells, which are crucial in the semiconductor industry.

Collaborations

Some of his notable coworkers include Arnold Jean-Marie Gustave Ginetti and Jean-Noel Pic. Their collaboration contributes to the innovative environment at Cadence Design Systems, Inc.

Conclusion

Manav Khanna's contributions to version management in fluid guard ring PCells exemplify the importance of innovation in design automation. His patent not only enhances the functionality of PCells but also ensures the reliability of design processes in the semiconductor industry.

Profile summary based on public USPTO records.
Please report any incorrect information to [email protected]
Loading…