San Jose, CA, United States of America

Maidong Dai

This inventor holds 1 USPTO granted patent. Top assignee: Integrated Device Technology, Inc.. Active years: 2011.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Maidong Dai. Retrieved from https://idiyas.com/inventor/maidong-dai

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

Average Co-Inventor Count = 2.0

ph-index = 1

Forward Citations = 5(Granted Patents)


Company Filing History:


Years Active: 2011

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Maidong Dai - Innovator in ESD Protection Circuits

Introduction

Maidong Dai is a notable inventor based in San Jose, CA (US). He has made significant contributions to the field of electronic circuit design, particularly in the area of electrostatic discharge (ESD) protection.

Latest Patents

Maidong Dai holds 1 patent for an innovative ESD protection circuit designed for integration within power pads and input/output pads of electronic circuits. His patent describes an electrostatic discharge protection circuit that effectively discharges ESD from a first voltage bus to a second voltage bus, which operates at a lower electrical potential. The design includes an ESD discharge control circuit that regulates the activation of the ESD discharge circuit, utilizing an NMOS transistor to manage the rate of voltage decay from a high voltage level to a lower voltage level.

Career Highlights

Maidong Dai is currently employed at Integrated Device Technology, Inc., where he continues to develop cutting-edge technologies in electronic circuit protection. His work has been instrumental in enhancing the reliability and safety of electronic devices.

Collaborations

Maidong collaborates with his coworker, Tao Jing, contributing to advancements in their field through shared expertise and innovative ideas.

Conclusion

Maidong Dai's contributions to ESD protection circuits exemplify his commitment to innovation in electronic design. His work not only enhances device safety but also paves the way for future advancements in the industry.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…