Yongin-si, South Korea

Kyoungmin Lee

This inventor holds 1 USPTO granted patent. Top assignee: Samsung Electronics Co., Ltd.. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Kyoungmin Lee. Retrieved from https://idiyas.com/inventor/kyoungmin-lee-n1fv31dz

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

Average Co-Inventor Count = 1.0


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Kyoungmin Lee and Three-Dimensional Chiplet Innovation.

Introduction

Kyoungmin Lee is an inventor based in Yongin-si, South Korea, and is associated with Samsung Electronics. His listed patent concerns a system-on-chip design that uses a three-dimensional chiplet structure.

Latest Patents

Lee is credited with 1 patent: “System on Chip Having Three-Dimensional Chiplet Structure and Electronic Device Including the System on Chip.” The invention describes an electronic device with a printed circuit board, a system on chip mounted on the board, and a memory device positioned on the system on chip. The system on chip includes a package substrate, a first die with a logic circuit, and a second die with a logic circuit arranged on the first die.

Career Highlights

Lee’s listed patent reflects work on integrating multiple logic dies into a three-dimensional chiplet-based system-on-chip package. The design is presented as part of an electronic device architecture that also incorporates memory.

Collaborations

The provided information names Daehan Youn and Junho Huh as Lee’s coworkers. Their specific roles in the patent or related work are not stated.

Conclusion

Kyoungmin Lee’s listed invention focuses on a three-dimensional chiplet system-on-chip design associated with Samsung Electronics, highlighting an approach to combining logic dies within an electronic device.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…