logo

For the Inventor, By the Inventor

Davis, CA, United States of America

Kwok Kuen David Kwong

USPTO Granted Patents = 13

Average Co-Inventor Count = 3.0

ph-index = 6

Forward Citations = 188(Granted Patents)


Company Filing History:

goldMedal13 out of 583 
 
Hong Kong Applied Science and Technology Research Institute Company, Limited
 patents

Years Active: 2009-2014

Loading Chart...
13 patents (USPTO):Explore Patents
1. 8643337 - Single-power-transistor battery-charging circuit using voltage-boosted clock (2014-02-04),
2. 8258852 - Bootstrapped high-side driver control without static DC current for driving a motor bridge circuit (2012-09-04),
3. 8072721 - ESD protection using a capacitivly-coupled clamp for protecting low-voltage core transistors from high-voltage outputs (2011-12-06),
4. 7999512 - Single-power-transistor battery-charging circuit using voltage-boosted clock (2011-08-16),
5. 7812757 - Hybrid analog-to-digital converter (ADC) with binary-weighted-capacitor sampling array and a sub-sampling charge-redistributing array for sub-voltage generation (2010-10-12),
6. 7795976 - Slew-rate-enhanced error amp with adaptive transconductance and single dominant pole shared by main and auxiliary amps (2010-09-14),
7. 7764215 - Multi-stage comparator with offset canceling capacitor across secondary differential inputs for high-speed low-gain compare and high-gain auto-zeroing (2010-07-27),
8. 7741981 - Dual-use comparator/op amp for use as both a successive-approximation ADC and DAC (2010-06-22),
9. 7710094 - Current-mode-controlled current sensor circuit for power switching converter (2010-05-04),
10. 7705685 - Low-voltage oscillator with capacitor-ratio selectable duty cycle (2010-04-27),
11. 7705662 - Low voltage high-output-driving CMOS voltage reference with temperature compensation (2010-04-27),
12. 7619402 - Low dropout voltage regulator with programmable on-chip output voltage for mixed signal embedded applications (2009-11-17),
13. 7535272 - Zero-delay buffer with common-mode equalizer for input and feedback differential clocks into a phase-locked loop (PLL) (2009-05-19),
This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…