Sunnyvale, CA, United States of America

Kumarasamy Palanisamy

This inventor holds 1 USPTO granted patent. Top assignee: Sun Microsystems, Inc.. Active years: 2008.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Kumarasamy Palanisamy. Retrieved from https://idiyas.com/inventor/kumarasamy-palanisamy-3u7nackd

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 100.0

Average Co-Inventor Count = 4.0

ph-index = 1

Forward Citations = 29(Granted Patents)


Company Filing History:


Years Active: 2008

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Innovations by Kumarasamy Palanisamy

Introduction

Kumarasamy Palanisamy is a notable inventor based in Sunnyvale, CA. He has made significant contributions to the field of integrated circuit design, particularly in the area of soft error handling. His work has implications for improving the reliability of complex computing systems.

Latest Patents

Kumarasamy holds a patent titled "Method and system for verification of soft error handling with application to CMT processors." This patent describes a method for verifying soft error handling in an integrated circuit (IC) design. The process involves executing a diagnostic program on a virtual IC using a simulator, injecting a soft error, and creating a record of the error's type and location. The generated error log is then compared with the record of the injected error to identify any discrepancies that may indicate an IC design flaw. He has 1 patent to his name.

Career Highlights

Kumarasamy has worked at Sun Microsystems, Inc., where he has contributed to various projects related to integrated circuit design and error handling. His expertise in this area has made him a valuable asset to his team and the company.

Collaborations

Kumarasamy has collaborated with notable colleagues such as Prashant Jain and Kenneth Chan. Their combined efforts have led to advancements in the field of integrated circuits and error management.

Conclusion

Kumarasamy Palanisamy's innovative work in soft error handling has the potential to enhance the reliability of integrated circuits. His contributions are significant in the ongoing development of more robust computing systems.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…