Yamagata, Japan

Kenji Suzuki

This inventor holds 1 USPTO granted patent. Top assignee: Coorstek Gk. Active years: 2024.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Kenji Suzuki. Retrieved from https://idiyas.com/inventor/kenji-suzuki-z1ip9nt3

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 3.0

ph-index = 1


Company Filing History:


Years Active: 2024

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Kenji Suzuki: Innovator in Semiconductor Technology

Introduction

Kenji Suzuki is a prominent inventor based in Yamagata, Japan. He has made significant contributions to the field of semiconductor technology. His innovative work has led to the development of a unique semiconductor heat treatment member.

Latest Patents

Kenji Suzuki holds a patent for a semiconductor heat treatment member and its manufacturing method. This invention relates to a semiconductor heat treatment member designed for holding a semiconductor wafer. The member includes a base made of silicon carbide, with a surface covered by an oxide film. Notably, the wafer holding portion has an arithmetic average roughness Ra of less than or equal to 0.3 μm and an element average length RSm of less than or equal to 40 μm. He has 1 patent to his name.

Career Highlights

Kenji Suzuki is currently employed at Coorstek GK, where he continues to advance his research and development efforts in semiconductor technology. His work has been instrumental in enhancing the efficiency and effectiveness of semiconductor manufacturing processes.

Collaborations

Kenji collaborates with talented individuals in his field, including Sayaka Togashi and Nobuyuki Munakata. Their combined expertise contributes to the innovative projects at Coorstek GK.

Conclusion

Kenji Suzuki is a key figure in semiconductor innovation, with a focus on improving heat treatment methods for semiconductor wafers. His contributions are shaping the future of semiconductor technology.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…