Yongin-si, South Korea

Kee-Weone Seo


Average Co-Inventor Count = 6.0

ph-index = 2

Forward Citations = 15(Granted Patents)


Location History:

  • Suwon-si, KR (2010)
  • Yongin-si, KR (2013)

Company Filing History:


Years Active: 2010-2013

Loading Chart...
2 patents (USPTO):Explore Patents

Title: Kee-Weone Seo: Innovator in Wafer Alignment Technology

Introduction

Kee-Weone Seo is a notable inventor based in Yongin-si, South Korea. He has made significant contributions to the field of wafer alignment technology, holding 2 patents that enhance the efficiency and accuracy of wafer processing.

Latest Patents

One of his latest patents is a wafer aligning apparatus and related method. This invention includes a laser sensor that generates a trigger signal, a CCD camera that images a wafer in response to this signal, and a signal processing unit that calculates a center alignment correction value for the wafer. The robot controller then uses this value to control the movement of a transfer robot. The laser sensor detects changes in reflected light, which helps in determining the precise alignment of the wafer. Another embodiment of his invention also focuses on a wafer aligning apparatus that takes images of a wafer being transferred and converts these images into digital signals. The signal processing unit compares these signals to a master image to calculate the necessary alignment correction.

Career Highlights

Kee-Weone Seo is currently employed at Samsung Electronics Co., Ltd., where he continues to innovate in the field of semiconductor technology. His work has been instrumental in improving the processes involved in wafer handling and alignment.

Collaborations

He has collaborated with notable coworkers such as Heok-Jae Lee and Hyu-Rim Park, contributing to advancements in their shared field of expertise.

Conclusion

Kee-Weone Seo's contributions to wafer alignment technology through his patents demonstrate his commitment to innovation and excellence in the semiconductor industry. His work continues to influence the efficiency of wafer processing in modern electronics.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…