logo

For the Inventor, By the Inventor

Nara, Japan

Kazuhisa Okada

This inventor holds 10 USPTO granted patents. Top assignee: Sharp Kabushiki Kaisha Corporation. Active years: 2003-2017.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Kazuhisa Okada. Retrieved from https://idiyas.com/inventor/kazuhisa-okada

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 10

% Patents Active = 30.0

Average Co-Inventor Count = 1.3

ph-index = 3

Forward Citations = 36(Granted Patents)


Location History:

  • Ikoma-gun, JP (2003 - 2005)
  • Nara, JP (2003 - 2011)
  • Osaka, JP (2017)

Company Filing History:

goldMedal10 out of 25,982 
 
Sharp Kabushiki Kaisha Corporation
 patents

Years Active: 2003-2017

Loading Chart...
10 patents (USPTO):Explore Patents
1. 9594966 - Obstacle detection device and obstacle detection method (2017-03-14),
2. 7886252 - Same subgraph detector for data flow graph, high-order combiner, same subgraph detecting method for data flow graph, same subgraph detection control program for data flow graph, and readable recording medium (2011-02-08),
3. 7725843 - Behavioral synthesis apparatus, behavioral synthesis method, method for manufacturing digital circuit, behavioral synthesis control program and computer-readable recording medium (2010-05-25),
4. 7305632 - Method for designing arithmetic device allocation (2007-12-04),
5. 7152218 - Behavioral synthesis system, behavioral synthesis method, control program, readable recording medium, logic circuit production method, and logic circuit (2006-12-19),
6. 6915504 - Method for designing arithmetic device allocation (2005-07-05),
7. 6704914 - High level synthesis method, thread generated using the same, and method for generating circuit including such threads (2004-03-09),
8. 6604232 - High-level synthesis method and storage medium storing the same (2003-08-05),
9. 6532584 - Circuit synthesis method (2003-03-11),
10. 6505340 - Circuit synthesis method (2003-01-07),

Title: Kazuhisa Okada: Innovator in Obstacle Detection Technology

Introduction

Kazuhisa Okada is a prominent inventor based in Nara, Japan. He has made significant contributions to the field of obstacle detection technology, holding a total of 10 patents. His work focuses on simplifying processes and enhancing efficiency in various applications.

Latest Patents

One of his latest patents is an obstacle detection device and method. This invention utilizes a disparity computation unit to search for corresponding blocks in two images, facilitating the detection of obstacles. The device simplifies the processing required to identify obstacles, thereby shortening processing time and streamlining hardware configurations. Another notable patent is the same subgraph detector for data flow graphs. This invention allows for high-speed detection of sub-graphs, significantly reducing area size and improving efficiency in digital circuit behavior.

Career Highlights

Kazuhisa Okada has been associated with Sharp Kabushiki Kaisha Corporation, where he has contributed to various innovative projects. His expertise in obstacle detection and data flow graph technologies has positioned him as a key figure in the field.

Collaborations

Okada has collaborated with Koichi Nishida, working together to advance their research and development efforts in technology.

Conclusion

Kazuhisa Okada's innovative work in obstacle detection and data flow graph technologies showcases his commitment to enhancing efficiency and simplifying processes in technology. His contributions continue to impact the industry positively.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…