Hsinchu, Taiwan

Kai-Chi Huang

USPTO Granted Patents = 8 

Average Co-Inventor Count = 5.4

ph-index = 1

Forward Citations = 4(Granted Patents)


Location History:

  • Hsinchu, TW (2021 - 2023)
  • Taichung, TW (2024)

Company Filing History:


Years Active: 2021-2025

Loading Chart...
8 patents (USPTO):Explore Patents

Title: Innovations by Inventor Kai-Chi Huang

Introduction

Kai-Chi Huang is a prominent inventor based in Hsinchu, Taiwan. He has made significant contributions to the field of semiconductor technology, holding a total of 8 patents. His work focuses on enhancing the efficiency and reliability of semiconductor devices.

Latest Patents

One of his latest patents is a "Leakage-free dummy cell for semiconductor devices." This invention provides a semiconductor device that includes a multiplexer, a master latch, and a slave latch. The multiplexer outputs an inverse of an input data signal or an inverse scan input signal according to a scan enable signal. The master latch is coupled to an output terminal of the multiplexer and is configured to latch the inverse of the input data signal based on an input clock signal when the scan enable signal is in a low-logic state. The slave latch is coupled to the output terminal of the multiplexer through a first clocked CMOS inverter and is designed to receive the input data signal, outputting a latched slave latch data based on the input clock signal. A leakage-free dummy cell is strategically placed in a non-critical path of the master latch and the slave latch.

Another notable patent is the "Data retention circuit and method." This circuit includes a first power node with a first voltage level, a second power node with a different voltage level, and a reference node with a reference voltage level. The master latch outputs a first bit based on a received bit, while the slave latch outputs a second bit based on the first bit and an output bit based on a selected one of the first bit or a third bit. A first level shifter outputs the third bit based on a complementary bit pair, and a retention latch, which includes a second level shifter and a pair of inverters, outputs the complementary bit pair based on the second bit. The slave latch and the first level shifter are coupled between the first power and reference nodes, while the retention latch is coupled between the second power and reference nodes.

Career Highlights

Kai-Chi Huang is currently employed at Taiwan Semiconductor Manufacturing Company Limited, a leading firm in the semiconductor industry. His innovative work has contributed to advancements in semiconductor technology, making devices more efficient and reliable.

Collaborations

He has collaborated with notable coworkers, including Chi-Lin Liu and Shang-Chih Hsieh, who have also made significant contributions to

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…