Livermore, CA, United States of America

John Laurence Niven


Average Co-Inventor Count = 3.0

ph-index = 5

Forward Citations = 133(Granted Patents)


Company Filing History:


Years Active: 2005-2014

Loading Chart...
9 patents (USPTO):Explore Patents

Title: John Laurence Niven: Innovator in Semiconductor Technology

Introduction

John Laurence Niven is a notable inventor based in Livermore, CA (US). He has made significant contributions to the field of semiconductor technology, holding a total of 9 patents. His work focuses on improving the efficiency and reliability of integrated circuits during testing processes.

Latest Patents

Niven's latest patents include innovative systems and methods for reducing temperature variation during burn-in testing. One of his key inventions involves measuring the power consumed by an integrated circuit under test and the ambient temperature associated with it. By adjusting the body bias voltage of the integrated circuit, he achieves a desired junction temperature, thereby minimizing temperature variation during burn-in testing. Another patent describes methods for controlling temperature dissipation in semiconductor devices, allowing for precise adjustments to the body bias voltage on a device-by-device basis to ensure uniform junction temperatures across multiple devices.

Career Highlights

Throughout his career, Niven has worked with various companies, including Transmeta Corporation. His expertise in semiconductor technology has positioned him as a valuable contributor to advancements in the industry.

Collaborations

Niven has collaborated with notable individuals in the field, including Eric Chen-Li Sheng and David H Hoffman. Their combined efforts have furthered the development of innovative solutions in semiconductor testing.

Conclusion

John Laurence Niven's contributions to semiconductor technology through his patents and collaborations highlight his role as a key innovator in the field. His work continues to influence the efficiency and reliability of integrated circuits in testing environments.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…