IDiyas

For the Inventor, By the Inventor

North Andover, MA, United States of America

Janos Kovacs

USPTO Granted Patents = 15

Average Co-Inventor Count = 2.0

ph-index = 8

Forward Citations = 203(Granted Patents)


Location History:

  • Andover, MA (US) (1996 - 1997)
  • N. Andover, MA (US) (1994 - 2000)
  • North Andover, MA (US) (1995 - 2000)

Company Filing History:

goldMedal13 out of 3,621 
 
Analog Devices,inc.
 patents
silverMedal2 out of 181 
 
Stmicroelectronics N.v.
 patents

Years Active: 1994-2000

Loading Chart...
15 patents (USPTO):Explore Patents
1. 6147531 - Sampled delay locked loop insensitive to clock duty cycle (2000-11-14),
2. 6144981 - Programmable pulse slimmer system for low pass ladder filter (2000-11-07),
3. 6067655 - Burst error limiting symbol detector system (2000-05-23),
4. 5995543 - Constrained fixed delay tree search receiver for a MTR=2 encoded (1999-11-30),
5. 5793239 - Composite load circuit (1998-08-11),
6. 5787134 - Switched capacitance phase locked loop system (1998-07-28),
7. 5768320 - Read system for implementing PR4 and higher order PRML signals (1998-06-16),
8. 5671252 - Sampled data read channel utilizing charge-coupled devices (1997-09-23),
9. 5646968 - Dynamic phase selector phase locked loop circuit (1997-07-08),
10. 5598364 - All-MOS precision differential delay line with delay a programmable (1997-01-28),
11. 5525986 - Intrinsic R2R resistance ladder digital to analog converter (1996-06-11),
12. 5495512 - Hybrid phase locked loop (1996-02-27),
13. 5422601 - Hybrid analog digital automatic gain control gain recovery system (1995-06-06),
14. 5414390 - Center frequency controlled phase locked loop system (1995-05-09),
15. 5373400 - Dynamic threshold updating circuit for a maximum likelihood detector (1994-12-13),

Title: Inventor Janos Kovacs: Pioneering Innovations in Signal Processing

Introduction

Janos Kovacs, an accomplished inventor based in North Andover, MA, holds an impressive portfolio of 15 patents. His work primarily focuses on advanced signal processing technologies that enhance the performance of electronic devices. Kovacs's contributions reflect his dedication to innovation in the field and his ability to address complex engineering challenges.

Latest Patents

Among his latest patents, he has developed a "Sampled Delay Locked Loop Insensitive to Clock Duty Cycle." This invention improves data signal management in read/write disc drive systems by incorporating a variable delay circuit with selectable taps to correct for non-linear transition shifts. Additionally, he has contributed to the "Programmable Pulse Slimmer System for Low Pass Ladder Filter," which optimizes filter performance by utilizing a high-frequency boost current source that enhances gain at the high-frequency end of the low pass band.

Career Highlights

Kovacs began his career with significant roles at renowned companies such as Analog Devices, Inc. and STMicroelectronics N.V. His experience in these organizations has equipped him with a unique perspective on the engineering and manufacturing processes associated with high-tech innovations, enabling him to make substantial contributions to the industry.

Collaborations

Throughout his career, Janos Kovacs has collaborated with esteemed colleagues like Ronald Kroesen and Kevin J. McCall. These partnerships have led to a fruitful exchange of ideas and have undoubtedly influenced his inventive journey, fostering an environment of creativity and innovation.

Conclusion

Janos Kovacs exemplifies the spirit of innovation with his numerous patents and contributions to signal processing technology. His collaborative efforts and experience in reputable companies have positioned him as a notable figure in the field. With his continuous pursuit of excellence, Kovacs is sure to remain a key player in the landscape of electronic innovation.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…