Campbell, CA, United States of America

Jac Paul Condella


Average Co-Inventor Count = 6.0

ph-index = 1


Company Filing History:


Years Active: 2020

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Jac Paul Condella: Innovator in Electronic Design Automation

Introduction

Jac Paul Condella is a notable inventor based in Campbell, California. He has made significant contributions to the field of electronic design automation (EDA), particularly in critical area analysis (CAA). His innovative work has led to the development of a patent that enhances the efficiency of circuit design processes.

Latest Patents

Jac Paul Condella holds a patent for "EDA CAA with learning phase." This patent describes systems, methods, media, and other embodiments related to critical area analysis operations as part of electronic design automation. One embodiment involves accessing a circuit design with a first layer, sampling this layer, and performing an initial CAA using sampled portions with predetermined defect sizes. The initial CAA is utilized to automatically generate a model that accurately selects input parameters for a full analysis. A CAA characteristic is then calculated for the first layer using these input parameters. Various embodiments allow for different sampling percentages and criteria to reduce computing resources while limiting error to a threshold amount.

Career Highlights

Jac Paul Condella is currently employed at Cadence Design Systems, Inc., where he continues to innovate in the field of electronic design automation. His work has been instrumental in advancing the capabilities of EDA tools and methodologies.

Collaborations

Throughout his career, Jac has collaborated with notable colleagues, including Jonathan R. Fales and Frank E. Gennari. These collaborations have contributed to the development of cutting-edge technologies in the industry.

Conclusion

Jac Paul Condella is a distinguished inventor whose work in electronic design automation has made a lasting impact. His patent for EDA CAA with a learning phase exemplifies his commitment to innovation and efficiency in circuit design.

This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…