Kaohsiung, Taiwan

Hung-Jen Chang

This inventor holds 1 USPTO granted patent. Top assignee: Advanced Semiconductor Engineering, Inc.. Active years: 2016.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Hung-Jen Chang. Retrieved from https://idiyas.com/inventor/hung-jen-chang-pne591t3

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

% Patents Active = 100.0

Average Co-Inventor Count = 5.0

ph-index = 1

Forward Citations = 10(Granted Patents)


Company Filing History:


Years Active: 2016

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Innovations of Hung-Jen Chang in Semiconductor Technology

Introduction

Hung-Jen Chang is a notable inventor based in Kaohsiung, Taiwan. He has made significant contributions to the field of semiconductor technology. His work focuses on enhancing the performance and reliability of semiconductor structures.

Latest Patents

Hung-Jen Chang holds a patent for an "Interposer substrate, semiconductor structure and fabricating process thereof." This patent describes innovative interposer substrate designs aimed at warpage control. The interposer substrate defines a cavity and includes a reinforcement structure, which is essential for controlling the warpage of semiconductor package structures.

Career Highlights

Hung-Jen Chang is currently employed at Advanced Semiconductor Engineering, Inc. His role involves developing advanced semiconductor technologies that improve the efficiency and effectiveness of electronic devices. His expertise in semiconductor structures has positioned him as a key player in the industry.

Collaborations

He has collaborated with notable colleagues such as Chia-Ching Chen and Chin-Li Kao. These collaborations have furthered advancements in semiconductor technology and have contributed to the success of their projects.

Conclusion

Hung-Jen Chang's innovative work in semiconductor technology, particularly his patent on interposer substrates, showcases his commitment to enhancing electronic device performance. His contributions are vital to the ongoing evolution of the semiconductor industry.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…