For the Inventor, By the Inventor

Enter inventor name

Princeton, NJ, United States of America

Hong Shan Neoh

USPTO Granted Patents = 7

Average Co-Inventor Count = 1.3

ph-index = 2

Forward Citations = 33(Granted Patents)

Location History:

Princeton, NJ (US) (2009 - 2012)
Redwood City, CA (US) (2012 - 2014)
San Carlos, CA (US) (2024)

Company Filing History:

Altera Corporation

1 out of 54,858

Intel Corporation

Years Active: 2009-2025

Loading Chart...

7 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 12373170 - Techniques for transposing a matrix using a memory block (2025-07-29),

2. 11928443 - Techniques for transposing a matrix using a memory block (2024-03-12),

3. 8689153 - M and A for importing hardware description language into a system level design environment (2014-04-01),

4. 8289195 - Fractional rate resampling filter on FPGA (2012-10-16),

5. 8156452 - Method and apparatus for importing hardware description language into a system level design environment (2012-04-10),

6. 7949699 - Implementation of decimation filter in integrated circuit device using ram-based data storage (2011-05-24),

7. 7598790 - Clock synthesis using polyphase numerically controlled oscillator (2009-10-06),

This text is generated by artificial intelligence and may not be accurate.

Please report any incorrect information to support@idiyas.com

Loading…