Hiroyuki Kouno

This inventor holds 13 USPTO granted patents. Top assignees: Mitsubishi Denki Kabushiki Kaisha, Renesas Technology Corp.. Active years: 1991-2004.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Hiroyuki Kouno. Retrieved from https://idiyas.com/inventor/hiroyuki-kouno

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 13

% Patents Active = 84.6

Average Co-Inventor Count = 2.8

ph-index = 8

Forward Citations = 160(Granted Patents)

Location History:

bothh of Itami, JP (1993)
Itami, JP (1991 - 1995)
Hyogo, JP (1991 - 1997)
Tokyo, JP (2003 - 2004)

Company Filing History:

12 out of 21,351

Mitsubishi Denki Kabushiki Kaisha

patents

1 out of 3,781

Renesas Technology Corp.

patents

Years Active: 1991-2004

Loading Chart...

13 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 6784548 - Semiconductor device having dummy patterns for metal CMP (2004-08-31),

2. 6522007 - Semiconductor device having dummy patterns for metal CMP (2003-02-18),

3. 5689258 - Multiple current digital-analog converter capable of reducing output (1997-11-18),

4. 5631579 - Output buffer circuit for interfacing semiconductor integrated circuits (1997-05-20),

5. 5539406 - Series-parallel type A-D converter for realizing high speed operation (1996-07-23),

6. 5469047 - Transistor circuit (1995-11-21),

7. 5345237 - Differential amplifier and two-step parallel A/D converter (1994-09-06),

8. 5317312 - Analog-to-digital converter of an annular configuration (1994-05-31),

9. 5313207 - Differential subtracter improved for higher accuracy and A/D converter (1994-05-17),

10. 5216424 - Binary data converter (1993-06-01),

11. 5196920 - Semiconductor integrated circuit device for limiting capacitive coupling (1993-03-23),

12. 5041884 - Multilayer semiconductor integrated circuit (1991-08-20),

13. 5034912 - Signal processing circuit for multiplication (1991-07-23),

Title: Hiroyuki Kouno: Innovator in Semiconductor Technology

Introduction

Hiroyuki Kouno is a prominent inventor based in Hyogo, Japan. He has made significant contributions to the field of semiconductor technology, holding a total of 13 patents. His work focuses on enhancing the performance and reliability of semiconductor devices.

Latest Patents

One of Kouno's latest patents involves a semiconductor device that incorporates dummy patterns for metal chemical mechanical polishing (CMP). This innovation features a gate electrode with a relatively long gate length of approximately 10 µm. Positioned above the gate electrode, the metal dummy pattern is designed to maintain symmetry in shape, which helps to ensure uniform characteristics across multiple elements while preserving the essential effects of metal CMP.

Career Highlights

Throughout his career, Hiroyuki Kouno has worked with notable companies such as Mitsubishi Electric Corporation and Renesas Technology Corporation. His experience in these organizations has allowed him to develop and refine his expertise in semiconductor technology.

Collaborations

Kouno has collaborated with several talented individuals in his field, including Toshio Kumamoto and Takahiro Miki. These partnerships have contributed to the advancement of innovative solutions in semiconductor design and manufacturing.

Conclusion

Hiroyuki Kouno's contributions to semiconductor technology through his patents and collaborations highlight his role as a key innovator in the industry. His work continues to influence the development of advanced semiconductor devices.

Profile summary based on public USPTO records.

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]