Hing Wong

This inventor holds 24 USPTO granted patents and 1 published patent application, plus 1 CIPO patent, primarily in Semiconductor Memory. Top assignees: International Business Machines Corporation, Siemens Aktiengesellschaft, Silicon Access Networks, Inc.. Active years: 1994-2001.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Hing Wong. Retrieved from https://idiyas.com/inventor/hing-wong

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 24 (Patent Applications = 1)

% Patents Active = 100.0

CIPO Patents = 1 (Patent Applications = 5)

Average Co-Inventor Count = 2.8

ph-index = 11

Forward Citations = 308(Granted Patents)

Location History:

Jericho, VT (US) (1994)
Norwalk, CT (US) (1996 - 1998)
Mountain View, CA (US) (2000)
Los Altos, CA (US) (1998 - 2001)

Company Filing History:

20 out of 166,351

International Business Machines Corporation

patents

4 out of 30,874

Siemens Aktiengesellschaft

patents

3 out of 13

Silicon Access Networks, Inc.

patents

4. 1 out of 53,262

Kabushiki Kaisha Toshiba

patents

5. 1 out of 2

Silicon Access Technology, Inc.

patents

where one patent can have more than one assignee

Years Active: 1994-2001

Loading Chart...

Areas of Expertise:

Column Redundancy

Ternary Content Addressable Memory

Low-Power Compare

Wide Input/Output DRAM

CMOS Word-Line Driver

Interconnect Fabrication

Hierarchical Bit Line

Redundancy Word Line

Bitline Equalizers

Shallow Trench Transistor

Row Redundancy Architecture

Hybrid Sense Amplifier

24 patents (USPTO):Sort by Forward CitationsExplore Patents

1. 6327197 - Structure and method of a column redundancy memory (2001-12-04),

2. 6288922 - Structure and method of an encoded ternary content addressable memory (CAM) cell for low-power compare operation (2001-09-11),

3. 6262928 - Parallel test circuit and method for wide input/output DRAM (2001-07-17),

4. 6236617 - High performance CMOS word-line driver (2001-05-22),

5. 6136686 - Fabrication of interconnects with two different thicknesses (2000-10-24),

6. 6115300 - Column redundancy based on column slices (2000-09-05),

7. 6069815 - Semiconductor memory having hierarchical bit line and/or word line (2000-05-30),

8. 5963489 - Method and apparatus for redundancy word line replacement in a (1999-10-05),

9. 5903512 - Circuit and method to externally adjust internal circuit timing (1999-05-11),

10. 5848008 - Floating bitline test mode with digitally controllable bitline equalizers (1998-12-08),

11. 5804853 - Stacked electrical device having regions of electrical isolation and (1998-09-08),

12. 5745430 - Circuit and method to externally adjust internal circuit timing (1998-04-28),

13. 5741738 - Method of making corner protected shallow trench field effect transistor (1998-04-21),

14. 5691946 - Row redundancy block architecture (1997-11-25),

15. 5619460 - Method of testing a random access memory (1997-04-08),

Title: Innovations of Hing Wong: A Pioneer in Memory Architecture

Introduction

Hing Wong, an accomplished inventor based in Norwalk, CT, has made significant contributions to the field of memory architecture with a remarkable portfolio of 24 patents. His work showcases innovative solutions that enhance memory performance and efficiency in electronic devices, fundamentally transforming how data is processed and stored.

Latest Patents

One of Hing Wong's most notable patents is the "Structure and method of a column redundancy memory." This invention presents a unique memory architecture featuring multiple column redundancies. This design allows for the replacement of defective global odd or even bit lines by employing two multiplexers in each column memory. It offers several embodiments, including regular column connections through odd and even sense amplifiers and configurations where redundancy columns are coupled with adjacent regular columns.

Another significant patent is the "Structure and method of an encoded ternary content addressable memory (CAM) cell for low-power compare operation." This invention introduces a low-power ternary CAM that utilizes four encoded comparand datalines within a twin ternary cell. This innovative design allows only one of the four comparand datalines to toggle during comparison operations, optimizing power consumption and improving efficiency.

Career Highlights

Hing Wong's career includes tenures at prestigious companies such as IBM and Siemens Aktiengesellschaft, where he has significantly impacted the field of electronic memory technology. His expertise and contributions have solidified his reputation as a leading inventor in the industry.

Collaborations

Throughout his career, Hing Wong has collaborated with notable co-inventors, including Toshiaki Kirihata and John Kenneth DeBrosse. These partnerships have furthered research and development efforts in memory architecture and encouraged innovation in memory technology.

Conclusion

Hing Wong is a distinguished inventor whose work has greatly influenced memory architecture innovations. His extensive patent portfolio reflects his dedication to enhancing memory systems and showcases his innovative spirit. As technology continues to evolve, Hing Wong’s contributions will undoubtedly play a crucial role in shaping the future of electronic devices.

Profile summary based on public USPTO records.