Average Co-Inventor Count = 1.1
ph-index = 4
Forward Citations = 56(Granted Patents)
Location History:
- Tokyo, JP (2011)
- Kawasaki, JP (2002 - 2013)
Company Filing History:
Years Active: 2002-2013
Loading Chart...
14 patents (USPTO):Explore Patents
7. 6975151 - Latch circuit having reduced input/output load memory and semiconductor chip (2005-12-13),
This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Please report any incorrect information to support@idiyas.com
Please report any incorrect information to support@idiyas.com
Please report any incorrect information to support@idiyas.com
Please report any incorrect information to support@idiyas.com
Please report any incorrect information to support@idiyas.com