Cupertino, CA, United States of America

Girish A Patankar

This inventor holds 2 USPTO granted patents. Top assignee: Synopsys, Inc.. Active years: 2019-2022.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Girish A Patankar. Retrieved from https://idiyas.com/inventor/girish-a-patankar

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 100.0

Average Co-Inventor Count = 4.0

ph-index = 1

Forward Citations = 1(Granted Patents)


Company Filing History:


Years Active: 2019-2022

Loading Chart...
2 patents (USPTO):Explore Patents

Title: Innovations in Integrated Circuit Testing: The Contributions of Girish A. Patankar

Introduction

Girish A. Patankar, based in Cupertino, CA, is a prominent inventor known for his significant contributions to the field of integrated circuit (IC) testing. With a total of 2 patents to his name, Patankar has demonstrated a strong commitment to advancing technologies that enhance fault detection and test pattern generation in ICs.

Latest Patents

Patankar's latest patents focus on innovative methods and apparatuses aimed at improving fault detection and generating effective test patterns for integrated circuits. One of his notable inventions describes a process for assigning faults to nets within an IC. This includes complex structures where a drive pin connects to a set of load pins through a fan-out structure. The invention allows for the partitioning of the fan-out structures into non-overlapping subnets and branch nodes, simplifying the representation of each branch node using subnet primitives.

Additionally, his other patent addresses the generation of test patterns necessary for detecting faults within ICs. The system operates by receiving a netlist and layout of the integrated circuit, followed by generating a series of faults associated with the netlist. It further analyzes the likelihood of these faults based on layout portions, enabling targeted test pattern generation that efficiently addresses potential IC defects.

Career Highlights

Girish A. Patankar is currently affiliated with Synopsys, Inc., where he continues to drive innovation in the IC testing domain. His work enhances the reliability and performance of integrated circuits, which are crucial components in modern electronics.

Collaborations

Throughout his career, Patankar has collaborated with several talented individuals, including his coworkers Alodeep Sanyal and Rohit Kapur. Their combined expertise contributes to the refinement and implementation of innovative testing methodologies in the semiconductor industry.

Conclusion

Girish A. Patankar's innovative contributions have made a significant impact on the field of integrated circuit testing. Through his patents, he has provided advanced solutions for fault detection and test pattern generation that enhance the reliability of electronic devices. His work exemplifies the importance of innovation in technology, ensuring that integrated circuits meet the highest standards of performance and efficiency.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…