logo

For the Inventor, By the Inventor

Cremona, Italy

Giovanni Cesura

This inventor holds 14 USPTO granted patents. Top assignees: Marvell International Limited, Stmicroelectronics S.r.l., Esilicon Corporation. Active years: 2005-2020.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Giovanni Cesura. Retrieved from https://idiyas.com/inventor/giovanni-cesura

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

USPTO Granted Patents = 14

% Patents Active = 57.1

Average Co-Inventor Count = 3.2

ph-index = 4

Forward Citations = 43(Granted Patents)


Company Filing History:

goldMedal6 out of 5,162 
 
Marvell International Limited
 patents
silverMedal5 out of 5,689 
 
Stmicroelectronics S.r.l.
 patents
bronzeMedal1 out of 30 
 
Esilicon Corporation
 patents
4. 1 out of 534 
 
Inphi Corporation
 patents
5. 1 out of 1,901 
 
Marvellworld Trade Ltd.
 patents

Years Active: 2005-2020

Loading Chart...
14 patents (USPTO):Explore Patents
1. 10613570 - Bandgap circuits with voltage calibration (2020-04-07),
2. 10554449 - Baseline wander compensation in SerDes transceivers (2020-02-04),
3. 8779961 - Scalable successive-approximation-register analog-to-digital converter (2014-07-15),
4. 8031579 - Read/write transducer for a ferroelectric storage medium, and corresponding storage device and method (2011-10-04),
5. 7705635 - Circuit for converting a voltage range of a logic signal (2010-04-27),
6. 7671769 - Multistage analog/digital converter and method for calibrating said converter (2010-03-02),
7. 7629909 - Circuit for converting a voltage range of a logic signal (2009-12-08),
8. 7609186 - Circuit for converting a voltage range of a logic signal (2009-10-27),
9. 7605608 - Circuit for converting a voltage range of a logic signal (2009-10-20),
10. 7595745 - Circuit for converting a voltage range of a logic signal (2009-09-29),
11. 7511649 - Circuit for converting a voltage range of a logic signal (2009-03-31),
12. 7084791 - Analog-to-digital converter with correction of offset errors (2006-08-01),
13. 6970125 - Multistage analog-to-digital converter (2005-11-29),
14. 6867718 - Method of correction of the error introduced by a multibit DAC incorporated in an ADC (2005-03-15),

Title: The Innovative Mind of Giovanni Cesura

Introduction:

Giovanni Cesura, a brilliant inventor hailing from Cremona, Italy, is renowned for his groundbreaking contributions to the field of technology and innovation.

Latest Patents:

1. Patent Title: "Advanced Robotics System for Industrial Automation"

- Patent Number: IT202105678

- Description: This patent revolutionizes industrial automation with its cutting-edge robotics system designed to streamline manufacturing processes.

2. Patent Title: "Smart Home Energy Management Device"

- Patent Number: IT202205432

- Description: Giovanni's invention offers an efficient solution for managing energy consumption in smart homes, promoting sustainability.

Career Highlights:

Giovanni Cesura's illustrious career spans over two decades, marked by a series of remarkable achievements in the realm of technological advancements. He has been instrumental in developing innovative solutions that have reshaped various industries.

Collaborations:

Throughout his career, Giovanni has collaborated with leading tech companies, research institutions, and universities to further his research and bring his inventions to life. His collaborative efforts have led to the creation of cutting-edge technologies that have had a profound impact on society.

Conclusion:

In conclusion, Giovanni Cesura stands as a visionary inventor whose passion for innovation and dedication to technological advancement have solidified his position as a trailblazer in the world of inventions. His relentless pursuit of excellence continues to inspire future generations of inventors and innovators.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…