Hsinchu, Taiwan

Chen-Lung Wu

This inventor holds 1 USPTO granted patent. Top assignees: Global Unichip Corporatin, Taiwan Semiconductor Manufacturing Comp. Ltd.. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Chen-Lung Wu. Retrieved from https://idiyas.com/inventor/chen-lung-wu-85kih2so

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

Average Co-Inventor Count = 1.0


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Chen-Lung Wu and Semiconductor Data-Transfer Innovation.

Introduction

Chen-Lung Wu is an inventor based in Hsinchu, Taiwan. His work includes a patented chip data-transfer interface and semiconductor device, and his listed professional affiliations include Global Unichip Corporation and Taiwan Semiconductor Manufacturing Company Limited.

Latest Patents

Wu is associated with 1 patent, titled “Chip Data Transfer Interface and Semiconductor Device.” The invention describes an interface that receives parallel input data using a first operation clock, transfers the resulting parallel output data using a second operation clock, and sends it as serial data. A clock supply circuit generates the system and second operation clocks from a source clock, while a phase modulation circuit connects with the receiving circuit and clock supply circuit.

Career Highlights

Wu’s listed company affiliations are Global Unichip Corporation and Taiwan Semiconductor Manufacturing Company Limited. The available information does not specify his roles or dates of employment at either company.

Collaborations

His named coworkers include Wen-Lung Tu and Chia-Hsiang Chang.

Conclusion

Chen-Lung Wu’s patent focuses on coordinating clock signals and data conversion in semiconductor interfaces, reflecting his contribution to chip data-transfer technology.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…