Yokohama, Japan

Atsushi Nakakubo

This inventor holds 6 USPTO granted patents. Top assignee: Fujitsu Semiconductor Limited. Active years: 2012-2019.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Atsushi Nakakubo. Retrieved from https://idiyas.com/inventor/atsushi-nakakubo

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile


% Patents Active = 66.7

Average Co-Inventor Count = 1.1

ph-index = 3

Forward Citations = 11(Granted Patents)


Location History:

  • Tokyo, JP (2012)
  • Kawasaki, JP (2012)
  • Yokohama, JP (2013)
  • Fuchu, JP (2019)

Company Filing History:


Years Active: 2012-2019

Loading Chart...
6 patents (USPTO):Explore Patents

Title: Innovations of Atsushi Nakakubo

Introduction

Atsushi Nakakubo is a prominent inventor based in Yokohama, Japan. He has made significant contributions to the field of semiconductor technology, holding a total of 6 patents. His work primarily focuses on regulator circuits and semiconductor integrated circuit devices.

Latest Patents

One of his latest patents is a regulator circuit that includes a first transistor, which reduces an external supply voltage and outputs an internal active voltage to an output node. This circuit features a first detector that receives a criteria level, detects the internal active voltage based on an enable signal, controls the gate voltage of the first transistor, and adjusts its output current. Additionally, a second transistor reduces the external supply voltage and outputs an internal standby voltage corresponding to the internal active voltage. A second detector is also included, which detects the internal standby voltage regardless of the enable signal and controls the gate voltage of the second transistor. Furthermore, the circuit incorporates a first switch that controls whether to output the reference voltage as the criteria level of the first detector, and a second switch that controls whether to output the voltage of the output node as the criteria level of the first detector.

Another notable patent is a semiconductor integrated circuit device that consists of a booster circuit and a detector. The booster circuit is designed to boost an input voltage and output an output voltage. The detector outputs the voltage from the booster circuit and controls it to generate a variety of different voltages according to the operating mode.

Career Highlights

Atsushi Nakakubo is currently employed at Fujitsu Semiconductor Limited, where he continues to innovate in the semiconductor industry. His work has been instrumental in advancing the technology used in various electronic devices.

Collaborations

He has collaborated with notable coworkers such as Toshikazu Nakamura and Atsushi Takeuchi, contributing to the development of cutting-edge technologies in their field.

Conclusion

Atsushi Nakakubo's contributions to semiconductor technology through his innovative patents have significantly impacted the industry. His work continues to pave the way for advancements in electronic devices and circuits.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…