logo

For the Inventor, By the Inventor

Abbots Langley, United Kingdom

Ashish Darbari

This inventor holds 42 USPTO granted patents and 4 published patent applications and 6 EPO patents, primarily in Hardware Verification. Top assignee: Imagination Technologies Limited. Active years: 2016-2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Ashish Darbari. Retrieved from https://idiyas.com/inventor/ashish-darbari

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank
USPTO Granted Patents = 42 

% Patents Active = 97.6

 

Average Co-Inventor Count = 1.6

ph-index = 3

Forward Citations = 37(Granted Patents)


Company Filing History:

goldMedal42 out of 1,439 
 
Imagination Technologies Limited
 patents

Years Active: 2016-2026

Loading Chart...
Loading Chart...
Areas of Expertise:
Out-of-Bounds Recovery
Livelock Detection
Formal Verification
Hardware Design
Performance Assessment
Firmware Verification
Memory Unit
Control Path Verification
Dynamic Power Measurement
Clock Verification
Arbiter Verification
Deadlock Detection
42 patents (USPTO):Explore Patents
1. 12762240 - Verifying firmware binary images using a hardware design and formal assertions (2026-10-13),
2. 12271259 - Out-of-bounds recovery circuit (2025-04-08),
3. 12175179 - Assessing performance of a hardware design using formal evaluation logic (2024-12-24),
4. 12093621 - Detecting out-of-bounds violations in a hardware design using formal verification (2024-09-17),
5. 12050849 - Livelock detection in a hardware design using formal evaluation logic (2024-07-30),
6. 11989299 - Verifying firmware binary images using a hardware design and formal assertions (2024-05-21),
7. 11948652 - Formal verification tool to verify hardware design of memory unit (2024-04-02),
8. 11847456 - Livelock recovery circuit for detecting illegal repetition of an instruction and transitioning to a known state (2023-12-19),
9. 11663386 - Detecting out-of-bounds violations in a hardware design using formal verification (2023-05-30),
10. 11593193 - Out-of-bounds recovery circuit (2023-02-28),
11. 11531799 - Assessing performance of a hardware design using formal evaluation logic (2022-12-20),
12. 11475193 - Control path verification of hardware design for pipelined process (2022-10-18),
13. 11467840 - Livelock recovery circuit for detecting illegal repetition of an instruction and transitioning to a known state (2022-10-11),
14. 11373025 - Livelock detection in a hardware design using formal evaluation logic (2022-06-28),
15. 11250927 - Formal verification tool to verify hardware design of memory unit (2022-02-15),

Title: Ashish Darbari - Innovator from Abbots Langley, GB

Introduction: Ashish Darbari is a renowned inventor hailing from Abbots Langley, Great Britain. With a passion for innovation and a keen eye for problem-solving, Darbari has made significant contributions to the field of technology.

Latest Patents: Darbari holds several patents in the realm of software development and artificial intelligence, with his latest inventions focusing on enhancing cybersecurity measures for businesses worldwide.

Career Highlights: Throughout his career, Ashish Darbari has worked with leading tech companies, spearheading projects that have revolutionized the industry. His expertise in developing cutting-edge solutions has earned him recognition as a thought leader in the field.

Collaborations: Darbari has collaborated with top researchers and engineers to bring his ideas to life, fostering a culture of creativity and innovation. His partnerships have led to the creation of groundbreaking technologies that have had a lasting impact on the tech landscape.

Conclusion: Ashish Darbari's dedication to innovation and his relentless pursuit of excellence have solidified his position as a trailblazer in the world of technology. His inventive spirit continues to inspire the next generation of inventors and entrepreneurs.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…