IDiyas

For the Inventor, By the Inventor

Waiblingen, Germany

Alexander Albert Woerner

USPTO Granted Patents = 10 

Average Co-Inventor Count = 3.6

ph-index = 4

Forward Citations = 40(Granted Patents)


Location History:

  • Waiblingen, DE (2005)
  • Bocbingen, DE (2008)
  • Bochingen, DE (2009)
  • Boeblingen, DE (2009 - 2014)
  • Boebingen, DE (2009 - 2015)

Company Filing History:

goldMedal10 out of 164,108 
 
International Business Machines Corporation
 patents

Years Active: 2005-2015

where 'Filed Patents' based on already Granted Patents

10 patents (USPTO):
1. 9058456 - Method and system to fix early mode slacks in a circuit design (2015-06-16),
2. 8964493 - Defective memory column replacement with load isolation (2015-02-24),
3. 8631376 - Method and system for generating a placement layout of a VLSI circuit design (2014-01-14),
4. 8522182 - Generation of an end point report for a timing simulation of an integrated circuit (2013-08-27),
5. 8316335 - Multistage, hybrid synthesis processing facilitating integrated circuit layout (2012-11-20),
6. 7557614 - Topology for a n-way XOR/XNOR circuit (2009-07-07),
7. 7546565 - Method for comparing two designs of electronic circuits (2009-06-09),
8. 7490310 - Method for creating a layout for an electronic circuit (2009-02-10),
9. 7401312 - Automatic method for routing and designing an LSI (2008-07-15),
10. 6912473 - Method for verifying cross-sections (2005-06-28),
This text is generated by artificial intelligence and may not be accurate.
Please report any incorrect information to support@idiyas.com
Loading…