Kingston, NY, United States of America

Albert Tarolli

This inventor holds 1 USPTO granted patent. Top assignee: International Business Machines Corporation. Active years: 1993.


% Patents Active = 100.0

Average Co-Inventor Count = 3.0

ph-index = 1

Forward Citations = 21(Granted Patents)


Company Filing History:


Years Active: 1993

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Albert Tarolli: Innovator in System Timing Analysis

Introduction

Albert Tarolli is a notable inventor based in Kingston, NY (US). He has made significant contributions to the field of system timing analysis, particularly through his innovative patent. His work is recognized for its impact on improving the efficiency of clock distribution systems.

Latest Patents

Tarolli holds a patent titled "System timing analysis by self-timing logic and clock paths." This patent describes a system and method for determining the propagation delay between Level Sensitive Scan Delay (LSSD) latch pairs. The process involves modifying system and scan clock sequences to accurately measure delays and determine skew in clock distribution systems. By scanning a set bit to the input of the sending trigger and utilizing unique clock sequences, the method enhances the precision of timing analysis.

Career Highlights

Albert Tarolli is associated with International Business Machines Corporation (IBM), where he has contributed to various projects related to system timing and logic design. His expertise in this area has led to advancements that benefit the broader field of electronics and computing.

Collaborations

Throughout his career, Tarolli has worked alongside talented colleagues, including Nicholas P. Hannon and Paul L. Wiltgen. Their collaborative efforts have furthered the development of innovative solutions in system timing analysis.

Conclusion

Albert Tarolli's contributions to the field of system timing analysis through his patent and work at IBM highlight his role as an influential inventor. His innovative methods continue to shape the landscape of electronic design and timing systems.

Profile summary based on public USPTO records.
Please report any incorrect information to [email protected]
Loading…