Swampscott, MA, United States of America

Aidan Pulaski

This inventor holds 1 USPTO granted patent. Top assignee: Teradyne, Inc.. Active years: 2026.

IDiyas Innovation Intelligence. (2026). Inventor Profile: Aidan Pulaski. Retrieved from https://idiyas.com/inventor/aidan-pulaski

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Calculating rank

Average Co-Inventor Count = 1.0

ph-index = 1


Company Filing History:


Years Active: 2026

Loading Chart...
1 patent (USPTO):Explore Patents

Title: Aidan Pulaski and Circuit Board Testing Innovation.

Introduction

Aidan Pulaski is an inventor associated with Swampscott, Massachusetts, and Teradyne, Inc. His patent work addresses testing electrical connections on circuit boards. The available information identifies 1 patent associated with him.

Latest Patents

Pulaski’s patent, “Testing a Circuit Board,” describes a system for checking electrical connections. A conductive pin applies an electrical test signal to a designated structure on the circuit board. A sensor wirelessly couples to another conductive structure and receives a response based on the signal traveling through a circuit-board trace. This approach is designed to test connections without requiring direct wired contact at the sensor location.

Career Highlights

Pulaski’s listed invention focuses on circuit-board testing, a process relevant to evaluating electrical connections and component-mounting structures. He is associated with Teradyne, Inc., a company known for test and automation technologies.

Collaborations

The provided information lists Timothy Cunningham and Anthony Suto as Pulaski’s coworkers. It does not specify whether they collaborated with him on the patent.

Conclusion

Aidan Pulaski’s patent describes a wireless sensing approach for testing circuit-board connections, reflecting his documented contribution to electrical test technology.

Profile summary based on public USPTO records.
Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]
Loading…