For the Inventor, By the Inventor

Enter assignee name

Hsinchu, Taiwan

United Microelectronics Corp.

Calculating rank

USPTO Granted Patents = 7,294

% Expired Patents = 1.9

EPO Patents = 51

Trademarks = 5

Forward Citations = 44,734

Loading Chart...

Loading Chart...

3,757 inventors (with patents filed for the assignee):

Gary Y Hong (182 out of 222 patents)

Water Lur (181 out of 183 patents)

Yu-Cheng Tung (147 out of 176 patents)

4. En-Chiuan Liou (139 out of 139 patents)

5. Feng-Yi Chang (137 out of 137 patents)

6. Tien-Hao Tang (133 out of 133 patents)

7. Ssu-I Fu (121 out of 122 patents)

8. Yi-Wei Chen (120 out of 157 patents)

9. Chien-Ting Lin (120 out of 122 patents)

10. Yu-Ren Wang (115 out of 115 patents)

11. Chun-Hsien Lin (114 out of 115 patents)

12. Hui-Lin Wang (106 out of 117 patents)

13. Yu-Ping Wang (105 out of 111 patents)

14. Ching-Wen Hung (104 out of 104 patents)

15. Chih-Chien Liu (103 out of 112 patents)

Core Competencies:

Resistive Switching

Static Random Access Memory

Electrostatic Discharge Protection

High Electron Mobility Transistor

Flash Memory

Magnetoresistive Random Access Memory

Semiconductor Fabrication

Memory Structure

Interconnect Structure

Capacitor Structure

Nanosheet Transistor

Planarization Method

7,294 patents: Sort by Forward Citations

1. 12787808 - Semiconductor device having grounded buried oxide layer (2026-11-03),

2. 12787328 - High electron mobility transistor and method for fabricating the same (2026-11-03),

3. 12785990 - Physically unclonable function device and method for fabricating the same (2026-11-03),

4. 12784798 - Magnetoresistive random access memory system with source line and bit line compensation voltages (2026-11-03),

5. 12784794 - Layout pattern of magnetoresistive random access memory (2026-11-03),

6. 12782916 - Method of simulating 3D feature profile by using SEM image (2026-11-03),

7. 12777870 - Wafer with test structure and method of dicing wafer (2026-10-27),

8. 12777867 - Manufacturing method of semiconductor structure (2026-10-27),

9. 12777652 - Memory structure and manufacturing method thereof (2026-10-27),

10. 12772890 - Semiconductor package and fabrication method thereof (2026-10-20),

11. 12772540 - Semiconductor structure and manufacturing method thereof (2026-10-20),

12. 12772526 - Method for fabricating high electron mobility transistor (2026-10-20),

13. 12772504 - Semiconductor device and method for fabricating the same (2026-10-20),

14. 12772469 - Interposer with MIM capacitor and fabricating method of the same (2026-10-20),

15. 12772445 - Programmable device and method for fabricating the same (2026-10-20),

Company Overview

United Microelectronics Corp. (UMC) is a leading semiconductor foundry based in Hsinchu, Taiwan, specializing in the development and manufacturing of advanced semiconductor devices. The company focuses on a range of core technologies, including resistive switching, static random access memory, and electrostatic discharge protection. UMC is committed to innovation in semiconductor fabrication and memory structures, contributing significantly to the global electronics industry with its expertise in high electron mobility transistors and various memory technologies.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Nov 3 2026

7,294 Patents

#3 in Hsinchu

#4 in Taiwan

#116 in the World

Hsinchu, Taiwan

United Microelectronics Corp.

Forward Citations = 44,734

3,757 inventors:

Gary Y Hong (182 out of 222 patents)

Water Lur (181 out of 183 patents)

Yu-Cheng Tung (147 out of 176 patents)

4. En-Chiuan Liou (139 out of 139 patents)

5. Feng-Yi Chang (137 out of 137 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: United Microelectronics Corp.. Retrieved from https://idiyas.com/company/united-microelectronics

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…