For the Inventor, By the Inventor

Enter assignee name

Anaheim, CA, United States of America

Mti Technology Corporation

Calculating rank

USPTO Granted Patents = 25

Forward Citations = 589

Loading Chart...

Loading Chart...

25 inventors (with patents filed for the assignee):

Kumar Gajjar (7 out of 31 patents)

David H Jaffe (6 out of 17 patents)

Joseph S Glider (4 out of 55 patents)

4. Thomas E Idleman (4 out of 23 patents)

5. David D Perry (3 out of 3 patents)

6. Chris W Eidler (3 out of 5 patents)

7. Arthur L Rogers (2 out of 2 patents)

8. Don Sawdy (2 out of 2 patents)

9. Larry P Henson (2 out of 10 patents)

10. Rush C Manbert (2 out of 4 patents)

11. Hoke S Johnson, Iii (2 out of 7 patents)

12. David T Powers (2 out of 13 patents)

13. Anh Nguyen (2 out of 4 patents)

14. Robert Craig Bagley (2 out of 2 patents)

15. Darrell Duffy (1 out of 6 patents)

Core Competencies:

RAID Write Recovery

Cache RAM

Asynchronous Code Alignment

Dynamic Alignment

Storage Network

I/O Controller

Non-Volatile Memory

Data Corrections

Redundant Arrays

Bus Control

Memory Space Conversion

Resource Management

25 patents: Sort by Forward Citations

1. 6732290 - Recovery system for raid write (2004-05-04),

2. 6389559 - Controller fail-over without device bring-up (2002-05-14),

3. 6385674 - Systems and methods for dynamic alignment of associated portions of a code word from a plurality of asynchronous sources (2002-05-07),

4. 6351831 - Storage network cabling verification system (2002-02-26),

5. 6321294 - Method and apparatus for converting between logical and physical memory space in a raid system (2001-11-20),

6. 6182161 - Method and apparatus for building software nets using an array structure (2001-01-30),

7. 5991852 - Cache ram using a secondary controller and switching circuit and (1999-11-23),

8. 5867640 - Apparatus and method for improving write-throughput in a redundant array (1999-02-02),

9. 5860003 - I/O controller software with each I/O command having a plurality of (1999-01-12),

10. 5828243 - Method for detecting clock failure and switching to backup clock (1998-10-27),

11. 5787463 - Disk array system including a dual-ported staging memory and concurrent (1998-07-28),

12. 5748874 - Reserved cylinder for SCSI device write back cache (1998-05-05),

13. 5742239 - Background arbitration monitoring to improve access on lightly consumed (1998-04-21),

14. 5640506 - Integrity protection for parity calculation for raid parity cache (1997-06-17),

15. 5485147 - Method and apparatus for scheduling access to a CSMA communication medium (1996-01-16),

Company Overview

Mti Technology Corporation, based in Anaheim, California, specializes in advanced technology solutions, focusing on high-performance computing and data storage systems. The company is dedicated to developing innovative products that enhance data management and processing capabilities for various industries. Mti Technology's expertise spans across cloud computing, enterprise storage, and integrated systems, positioning it as a key player in the technology landscape, committed to delivering cutting-edge solutions that meet evolving market demands.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 27 2026

25 Patents

#14 in Anaheim, CA

#3,162 in California

#13,379 in US

#25,748 in the World

Anaheim, CA, United States of America

Mti Technology Corporation

Forward Citations = 589

25 inventors:

Kumar Gajjar (7 out of 31 patents)

David H Jaffe (6 out of 17 patents)

Joseph S Glider (4 out of 55 patents)

4. Thomas E Idleman (4 out of 23 patents)

5. David D Perry (3 out of 3 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Mti Technology Corporation. Retrieved from https://idiyas.com/company/mti-technology

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…