For the Inventor, By the Inventor

Enter assignee name

Campbell, CA, United States of America

Integrated Memory Logic, Inc.

Calculating rank

USPTO Granted Patents = 19

% Expired Patents = 10.5

Forward Citations = 513

Loading Chart...

Loading Chart...

22 inventors (with patents filed for the assignee):

Yong E Park (6 out of 6 patents)

Shuen-Chin Chang (6 out of 9 patents)

Chiayao S Tung (5 out of 13 patents)

4. Jeongsik Yang (4 out of 25 patents)

5. Mario Chunhwa Huang (3 out of 3 patents)

6. Jawji Chen (3 out of 6 patents)

7. Chao-I Chang (3 out of 4 patents)

8. Young Gon Kim (3 out of 17 patents)

9. Necdet Emek (2 out of 2 patents)

10. Cheng-Chi Fang (2 out of 3 patents)

11. Wei-Chi Lo (2 out of 2 patents)

12. Cindy Yuklin Ng (2 out of 2 patents)

13. Wei Zhang (1 out of 4 patents)

14. Henry H Yuan (1 out of 6 patents)

15. Ding Hsu Yen (1 out of 1 patent)

19 patents: Sort by Forward Citations

1. 8564272 - Integrated soft start circuits (2013-10-22),

2. 8183824 - Adaptive mode change for power unit (2012-05-22),

3. 8013663 - Preventing reverse input current in a driver system (2011-09-06),

4. 7999492 - LED driver system and method (2011-08-16),

5. 7903106 - Digital-to-analog converter (DAC) for gamma correction (2011-03-08),

6. 7714515 - LED driver system and method (2010-05-11),

7. 7167527 - System and method for multi-symbol interfacing (2007-01-23),

8. 7043657 - Universal synchronization clock signal derived using single forward and reverse direction clock signals even when phase delay between both signals is greater than one cycle (2006-05-09),

9. 6993600 - Write control sequencer for optical read/write and DVD combination integrated circuit (2006-01-31),

10. 6937664 - System and method for multi-symbol interfacing (2005-08-30),

11. 6754765 - Flash memory controller with updateable microcode (2004-06-22),

12. 6647506 - Universal synchronization clock signal derived using single forward and reverse direction clock signals even when phase delay between both signals is greater than one cycle (2003-11-11),

13. 6539518 - Autodisk controller (2003-03-25),

14. 6477592 - System for I/O interfacing for semiconductor chip utilizing addition of reference element to each data element in first data stream and interpret to recover data elements of second data stream (2002-11-05),

15. 6359943 - Asynchronous data receiving circuit and method (2002-03-19),

Company Overview

Integrated Memory Logic, Inc. is a technology company based in Campbell, California, specializing in advanced memory solutions and integrated circuit design. The company focuses on developing innovative products that enhance the performance and efficiency of electronic devices. With a strong emphasis on research and development, Integrated Memory Logic aims to address the evolving needs of the semiconductor industry, contributing to advancements in various applications, including consumer electronics and computing systems.

Profile summary synthesized from public USPTO records and patent filings.

Company Badge

USPTO Data Jan 1 1976 - Oct 27 2026

19 Patents

#32 in Campbell, CA

#4,108 in California

#17,154 in US

#32,705 in the World

Campbell, CA, United States of America

Integrated Memory Logic, Inc.

Forward Citations = 513

22 inventors:

Yong E Park (6 out of 6 patents)

Shuen-Chin Chang (6 out of 9 patents)

Chiayao S Tung (5 out of 13 patents)

4. Jeongsik Yang (4 out of 25 patents)

5. Mario Chunhwa Huang (3 out of 3 patents)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Integrated Memory Logic, Inc.. Retrieved from https://idiyas.com/company/integrated-memory-logic

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]

Loading…