Forward Citations = 0

Loading Chart...

8 inventors (with patents filed for the assignee):

Gang Fang (3 out of 3 patents)

Zhenxin Zhao (2 out of 2 patents)

Wei Dong (2 out of 2 patents)

4. Wei Wang (1 out of 72 patents)

5. Jiadong Gu (1 out of 1 patent)

6. Haojie Zhu (1 out of 1 patent)

7. Ziqing Wang (1 out of 1 patent)

8. Huanyu Liu (1 out of 1 patent)

3 patents: Sort by Forward Citations

1. 12493072 - System and method for identifying design faults or semiconductor modeling errors by analyzing failed transient simulation of an integrated circuit (2025-12-09),

2. 12387026 - Method for automatic control of simulation error in analog circuit and use thereof (2025-08-12),

3. 12112111 - Method for analyzing static analog integrated circuit layout (2024-10-08),

Company Badge

USPTO Data Jan 1 1976 - Oct 13 2026

3 Patents

#24 in Shaoxing

#8,337 in China

Shaoxing, China

Bayes Electronics Technology Co., Ltd

Forward Citations = 0

8 inventors:

Gang Fang (3 out of 3 patents)

Zhenxin Zhao (2 out of 2 patents)

Wei Dong (2 out of 2 patents)

4. Wei Wang (1 out of 72 patents)

5. Jiadong Gu (1 out of 1 patent)

IDiyas Innovation Intelligence. (2026). Company Patent Portfolio: Bayes Electronics Technology Co., Ltd. Retrieved from https://idiyas.com/company/bayes-electronics-technology-company

Data source: USPTO (United States Patent and Trademark Office) public patent records. Weekly synchronization. How IDiyas builds this profile

Data Sources: USPTO Patent Grant XML, Patent Center, EPO & CIPO • Normalized by IDiyas Innovation Graph. Methodology & provenance architecturePlease report any incorrect information to [email protected]