The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Mar. 29, 2016

Filed:

Jul. 30, 2012
Applicants:

Arun Virupaksha Gowda, Rexford, NY (US);

Paul Alan Mcconnelee, Albany, NY (US);

Ri-an Zhao, Niskayuna, NY (US);

Shakti Singh Chauhan, Niskayuna, NY (US);

Inventors:

Arun Virupaksha Gowda, Rexford, NY (US);

Paul Alan McConnelee, Albany, NY (US);

Ri-an Zhao, Niskayuna, NY (US);

Shakti Singh Chauhan, Niskayuna, NY (US);

Assignee:

General Electric Company, Schenectady, NY (US);

Attorneys:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H01L 23/02 (2006.01); H01L 23/31 (2006.01); H01L 23/538 (2006.01); H01L 23/373 (2006.01); H01L 23/498 (2006.01); H01L 21/48 (2006.01); H01L 23/00 (2006.01); H01L 21/56 (2006.01);
U.S. Cl.
CPC ...
H01L 23/3121 (2013.01); H01L 21/4853 (2013.01); H01L 23/3735 (2013.01); H01L 23/49816 (2013.01); H01L 23/49833 (2013.01); H01L 23/49894 (2013.01); H01L 23/5389 (2013.01); H01L 24/19 (2013.01); H01L 24/20 (2013.01); H01L 24/24 (2013.01); H01L 21/561 (2013.01); H01L 23/564 (2013.01); H01L 2224/12105 (2013.01); H01L 2224/131 (2013.01); H01L 2224/13022 (2013.01); H01L 2224/24137 (2013.01); H01L 2224/291 (2013.01); H01L 2224/293 (2013.01); H01L 2224/2929 (2013.01); H01L 2224/32225 (2013.01); H01L 2224/73267 (2013.01); H01L 2224/83192 (2013.01); H01L 2224/83855 (2013.01); H01L 2224/9222 (2013.01); H01L 2224/92144 (2013.01); H01L 2224/97 (2013.01); H01L 2924/12042 (2013.01); H01L 2924/15787 (2013.01); H01L 2924/181 (2013.01);
Abstract

A surface-mount package structure for reducing the ingress of moisture and gases thereto is disclosed. The surface-mount structure includes a sub-module having a dielectric layer, semiconductor devices attached to the dielectric layer, a first level interconnect structure electrically coupled to the semiconductor devices, and a second level I/O connection electrically coupled to the first level interconnect and formed on the dielectric layer, with the second level I/O connection configured to connect the sub-module to an external circuit. The semiconductor devices of the sub-module are attached to a substrate structure, with a dielectric material positioned between the dielectric layer and the substrate structure to fill in gaps in the surface-mount structure. A diffusion barrier layer is applied over the sub-module, adjacent the first and second level I/O connections, and extends down to the substrate structure to reduce the ingress of moisture and gases from a surrounding environment into the surface-mount structure.


Find Patent Forward Citations

Loading…