The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Dec. 15, 2015

Filed:

Sep. 24, 2014
Applicant:

Lam Research Corporation, Fremont, CA (US);

Inventors:

James S. Sims, Tigard, OR (US);

Kathryn M. Kelchner, Portland, OR (US);

Jon Henri, West Linn, OR (US);

Dennis M. Hausmann, Lake Oswego, OR (US);

Assignee:

Lam Research Corporation, Fremont, CA (US);

Attorney:
Primary Examiner:
Int. Cl.
CPC ...
H01L 21/31 (2006.01); H01L 21/02 (2006.01); C23C 16/455 (2006.01); C23C 16/52 (2006.01);
U.S. Cl.
CPC ...
H01L 21/0217 (2013.01); C23C 16/45536 (2013.01); C23C 16/45544 (2013.01); C23C 16/45557 (2013.01); C23C 16/52 (2013.01); H01L 21/0228 (2013.01); H01L 21/0234 (2013.01); H01L 21/02211 (2013.01);
Abstract

Disclosed herein are methods of depositing a SiN film having a reduced wet etch rate. The methods may include adsorbing a film precursor comprising Si onto a semiconductor substrate in a processing chamber to form an adsorption-limited layer of precursor, and then removing unadsorbed precursor from the volume surrounding the adsorbed precursor. The adsorbed precursor may then be reacted by exposing it to a plasma comprising N-containing ions and/or radicals to form a SiN film layer on the substrate, and the SiN film layer may then be densified by exposing it to a He plasma. The foregoing steps may then be repeated to form another densified SiN film layer on the substrate. Also disclosed herein are apparatuses for depositing SiN films having reduced wet etch rates on semiconductor substrates which employ the foregoing techniques.

Published as:
US9214333B1; CN105448701A; KR20160035991A; JP2016066794A; SG10201507848XA; TW201623682A; CN105448701B; CN109609928A; JP6710032B2; TWI714534B; KR102538780B1;

Find Patent Forward Citations

Loading…