The patent badge is an abbreviated version of the USPTO patent document. The patent badge does contain a link to the full patent document.

The patent badge is an abbreviated version of the USPTO patent document. The patent badge covers the following: Patent number, Date patent was issued, Date patent was filed, Title of the patent, Applicant, Inventor, Assignee, Attorney firm, Primary examiner, Assistant examiner, CPCs, and Abstract. The patent badge does contain a link to the full patent document (in Adobe Acrobat format, aka pdf). To download or print any patent click here.

Date of Patent:
Jul. 28, 2015

Filed:

Dec. 10, 2010
Applicants:

Sungwon Cho, Icheon-si, KR;

Johyun Bae, Seoul, KR;

Daesik Choi, Seoul, KR;

Dongsoo Moon, Ichon-si, KR;

Inventors:

SungWon Cho, Icheon-si, KR;

JoHyun Bae, Seoul, KR;

DaeSik Choi, Seoul, KR;

DongSoo Moon, Ichon-si, KR;

Assignee:

STATS ChipPAC Ltd., Singapore, SG;

Attorney:
Primary Examiner:
Assistant Examiner:
Int. Cl.
CPC ...
H01L 23/48 (2006.01); H01L 23/31 (2006.01); H01L 23/13 (2006.01); H01L 23/498 (2006.01); H01L 25/10 (2006.01); H01L 25/00 (2006.01); H01L 25/16 (2006.01); H01L 23/00 (2006.01); H01L 25/065 (2006.01);
U.S. Cl.
CPC ...
H01L 23/3128 (2013.01); H01L 23/13 (2013.01); H01L 23/49811 (2013.01); H01L 23/49816 (2013.01); H01L 25/0657 (2013.01); H01L 25/105 (2013.01); H01L 25/16 (2013.01); H01L 25/50 (2013.01); H01L 24/16 (2013.01); H01L 24/32 (2013.01); H01L 24/48 (2013.01); H01L 24/73 (2013.01); H01L 25/0652 (2013.01); H01L 2224/12105 (2013.01); H01L 2224/16145 (2013.01); H01L 2224/16225 (2013.01); H01L 2224/32225 (2013.01); H01L 2224/4824 (2013.01); H01L 2224/48091 (2013.01); H01L 2224/48227 (2013.01); H01L 2224/73207 (2013.01); H01L 2224/73215 (2013.01); H01L 2224/73265 (2013.01); H01L 2224/92147 (2013.01); H01L 2225/0651 (2013.01); H01L 2225/06513 (2013.01); H01L 2225/06586 (2013.01); H01L 2225/107 (2013.01); H01L 2225/1023 (2013.01); H01L 2225/1052 (2013.01); H01L 2225/1058 (2013.01); H01L 2225/1082 (2013.01); H01L 2924/10253 (2013.01); H01L 2924/10329 (2013.01); H01L 2924/15311 (2013.01); H01L 2924/15321 (2013.01); H01L 2924/1815 (2013.01); H01L 2924/18165 (2013.01); H01L 2924/3511 (2013.01);
Abstract

A method of manufacture of an integrated circuit packaging system includes: providing a package substrate having a package substrate bottom side, a package substrate top side, and a package substrate window; mounting a base integrated circuit over the package substrate, the base integrated circuit having a base inactive side and a base active side facing the package substrate top side; attaching a lower internal connector to the base active side and the package substrate bottom side, the lower internal connector through the package substrate window; forming an upper insulation conformal to the base integrated circuit and the package substrate top side, the upper insulation having an upper insulation top side; and forming a peripheral through-insulation connector through the upper insulation, the peripheral through-insulation connector having a peripheral connector bottom side directly on the package substrate top side and a peripheral connector top side coplanar with the upper insulation top side.


Find Patent Forward Citations

Loading…